Commit History

Correct LoRA rank in card: r=32, alpha=64 (was a fleet-wide r=64 assumption)
078aeba
verified

VextLabs commited on

Correct base line in NOTICE: -> JUWEL Beryl (80L)
468b5dd
verified

VextLabs commited on

Correct base to juwel-beryl (80L); drop false padding claim; fix load class
1e32daa
verified

VextLabs commited on

Fix base_model_name_or_path: dead local path -> juwel-beryl (80L)
8188bd5
verified

VextLabs commited on

model card
db64fdc
verified

VextLabs commited on

weights: adapter_model.safetensors
f5daf0f
verified

VextLabs commited on

weights: adapter_config.json
5cd7de9
verified

VextLabs commited on

NOTICE
4c5e109
verified

VextLabs commited on

model card
012ceeb
verified

VextLabs commited on

model card
b0c82c3
verified

VextLabs commited on

USE_POLICY.md
cd54962
verified

VextLabs commited on

NOTICE
f435860
verified

VextLabs commited on

license
6032557
verified

VextLabs commited on

model card
fd5a167
verified

VextLabs commited on

initial commit
782506d
verified

VextLabs commited on