Commit History

Correct LoRA rank in card: r=64, alpha=128 (was a fleet-wide r=64 assumption)
2096202
verified

VextLabs commited on

Correct base line in NOTICE: -> JUWEL Beryl (80L)
137995f
verified

VextLabs commited on

Correct base to juwel-beryl (80L); drop false padding claim; fix load class
f725b85
verified

VextLabs commited on

Fix base_model_name_or_path: dead local path -> juwel-beryl (80L)
15337d0
verified

VextLabs commited on

model card
614c303
verified

VextLabs commited on

weights: adapter_model.safetensors
1737509
verified

VextLabs commited on

weights: adapter_config.json
c6d3e59
verified

VextLabs commited on

NOTICE
c2b059c
verified

VextLabs commited on

model card
b48f6fc
verified

VextLabs commited on

model card
1db0ef3
verified

VextLabs commited on

USE_POLICY.md
c5b009b
verified

VextLabs commited on

NOTICE
2914aa9
verified

VextLabs commited on

license
b1beb13
verified

VextLabs commited on

model card
8862bf7
verified

VextLabs commited on

initial commit
7e3175b
verified

VextLabs commited on