Commit History

Correct LoRA rank in card: r=32, alpha=64 (was a fleet-wide r=64 assumption)
bf0c05a
verified

VextLabs commited on

Correct base line in NOTICE: -> JUWEL Beryl (80L)
b0e0e73
verified

VextLabs commited on

Correct base to juwel-beryl (80L); drop false padding claim; fix load class
7ed07b2
verified

VextLabs commited on

Fix base_model_name_or_path: dead local path -> juwel-beryl (80L)
26cd085
verified

VextLabs commited on

model card
e869cb8
verified

VextLabs commited on

weights: adapter_model.safetensors
321d47d
verified

VextLabs commited on

weights: adapter_config.json
3021870
verified

VextLabs commited on

NOTICE
f304601
verified

VextLabs commited on

model card
aaf15c1
verified

VextLabs commited on

model card
30e5cd6
verified

VextLabs commited on

USE_POLICY.md
6c9589b
verified

VextLabs commited on

NOTICE
050e246
verified

VextLabs commited on

license
2595353
verified

VextLabs commited on

model card
4d8a287
verified

VextLabs commited on

initial commit
890aaa7
verified

VextLabs commited on