Commit History

Correct LoRA rank in card: r=32, alpha=64 (was a fleet-wide r=64 assumption)
f3a4aa6
verified

VextLabs commited on

Correct base line in NOTICE: -> JUWEL Beryl (80L)
0549d27
verified

VextLabs commited on

Correct base to juwel-beryl (80L); drop false padding claim; fix load class
5a530af
verified

VextLabs commited on

Fix base_model_name_or_path: dead local path -> juwel-beryl (80L)
6efcefe
verified

VextLabs commited on

model card
0cf19b0
verified

VextLabs commited on

weights: adapter_model.safetensors
c67a64f
verified

VextLabs commited on

weights: adapter_config.json
3f92be3
verified

VextLabs commited on

NOTICE
cbdc42f
verified

VextLabs commited on

model card
ae7ff8b
verified

VextLabs commited on

model card
9b081e3
verified

VextLabs commited on

USE_POLICY.md
2a75acb
verified

VextLabs commited on

NOTICE
e8fb132
verified

VextLabs commited on

license
d5ce67d
verified

VextLabs commited on

model card
b64d9ff
verified

VextLabs commited on

initial commit
85eb25e
verified

VextLabs commited on