Commit History

Correct LoRA rank in card: r=64, alpha=128 (was a fleet-wide r=64 assumption)
4579cae
verified

VextLabs commited on

Correct base line in NOTICE: -> JUWEL Beryl (80L)
fe2cdbd
verified

VextLabs commited on

Correct base to juwel-beryl (80L); drop false padding claim; fix load class
1bd3bc6
verified

VextLabs commited on

Fix base_model_name_or_path: dead local path -> juwel-beryl (80L)
be5063a
verified

VextLabs commited on

model card
d2b64dd
verified

VextLabs commited on

weights: adapter_model.safetensors
3ac4bf1
verified

VextLabs commited on

weights: adapter_config.json
8308df0
verified

VextLabs commited on

NOTICE
c2494b0
verified

VextLabs commited on

model card
9f94c35
verified

VextLabs commited on

model card
659390e
verified

VextLabs commited on

USE_POLICY.md
aa97d2e
verified

VextLabs commited on

NOTICE
d10412d
verified

VextLabs commited on

license
3a2c3a0
verified

VextLabs commited on

model card
5931e09
verified

VextLabs commited on

initial commit
bb9b003
verified

VextLabs commited on