Commit History

Correct LoRA rank in card: r=32, alpha=64 (was a fleet-wide r=64 assumption)
39eb40e
verified

VextLabs commited on

Correct base line in NOTICE: -> JUWEL Beryl (80L)
1fd00e8
verified

VextLabs commited on

Correct base to juwel-beryl (80L); drop false padding claim; fix load class
810adcd
verified

VextLabs commited on

Fix base_model_name_or_path: dead local path -> juwel-beryl (80L)
b6ba7b3
verified

VextLabs commited on

model card
f231f13
verified

VextLabs commited on

weights: adapter_model.safetensors
ceb3cc5
verified

VextLabs commited on

weights: adapter_config.json
a1d540c
verified

VextLabs commited on

NOTICE
c5c1e1c
verified

VextLabs commited on

model card
b519d09
verified

VextLabs commited on

model card
cc3fa34
verified

VextLabs commited on

USE_POLICY.md
1e538bb
verified

VextLabs commited on

NOTICE
13ca96c
verified

VextLabs commited on

license
6d4b48e
verified

VextLabs commited on

model card
31bfc12
verified

VextLabs commited on

initial commit
2804e99
verified

VextLabs commited on