Commit History

Correct LoRA rank in card: r=32, alpha=64 (was a fleet-wide r=64 assumption)
f2181ff
verified

VextLabs commited on

Correct base line in NOTICE: -> JUWEL Beryl (80L)
9a09e40
verified

VextLabs commited on

Correct base to juwel-beryl (80L); drop false padding claim; fix load class
f9e8f1a
verified

VextLabs commited on

Fix base_model_name_or_path: dead local path -> juwel-beryl (80L)
77b896a
verified

VextLabs commited on

model card
696692d
verified

VextLabs commited on

weights: adapter_model.safetensors
ee9c0a1
verified

VextLabs commited on

weights: adapter_config.json
00b645b
verified

VextLabs commited on

NOTICE
461bd71
verified

VextLabs commited on

model card
692fbe4
verified

VextLabs commited on

model card
fdb954d
verified

VextLabs commited on

USE_POLICY.md
12c9667
verified

VextLabs commited on

NOTICE
50e85e5
verified

VextLabs commited on

license
d451e88
verified

VextLabs commited on

model card
880faf0
verified

VextLabs commited on

initial commit
ee7b1cd
verified

VextLabs commited on