Hugging Face's logo

Datasets:
AWfaw
/
ai-hdlcoder-dataset

Tasks:
Text Generation
Modalities:
Text
Formats:
json
Sub-tasks:
language-modeling
Languages:
code
Size:
100K - 1M
Libraries:
Datasets
Dask
License:
Dataset card Data Studio Files
xet
AWfaw commited on
Commit
041d175
·
1 Parent(s): 2e8c1da

Update README.md

Browse files
Files changed (1) hide show
  1. README.md +15 -46
README.md CHANGED
@@ -35,52 +35,21 @@ The dataset is created for research purposes and consists of source code from a
35
  ### Data Instances
36
 
37
  ```python
38
- [
39
- [
40
- {
41
- "name": "repo_name",
42
- "mode": "NULLABLE",
43
- "type": "STRING",
44
- "description": null,
45
- "fields": []
46
- },
47
- {
48
- "name": "path",
49
- "mode": "NULLABLE",
50
- "type": "STRING",
51
- "description": null,
52
- "fields": []
53
- },
54
- {
55
- "name": "copies",
56
- "mode": "NULLABLE",
57
- "type": "INTEGER",
58
- "description": null,
59
- "fields": []
60
- },
61
- {
62
- "name": "size",
63
- "mode": "NULLABLE",
64
- "type": "INTEGER",
65
- "description": null,
66
- "fields": []
67
- },
68
- {
69
- "name": "content",
70
- "mode": "NULLABLE",
71
- "type": "STRING",
72
- "description": null,
73
- "fields": []
74
- },
75
- {
76
- "name": "license",
77
- "mode": "NULLABLE",
78
- "type": "STRING",
79
- "description": null,
80
- "fields": []
81
- }
82
- ]
83
- ]
84
  ```
85
 
86
  ### Data Fields
 
35
  ### Data Instances
36
 
37
  ```python
38
+ {
39
+ "repo_name": "sebgod/linguist",
40
+ "path": "samples/VHDL/foo.vhd",
41
+ "copies": "91",
42
+ "size": "217",
43
+ "content": "-- VHDL example file\n\nlibrary ieee;\nuse ieee.std_logic_1164.all;\n\nentity inverter is\n\tport(a : in std_logic;\n\t b : out std_logic);\nend entity;\n\narchitecture rtl of inverter is\nbegin\n\tb \u003c\u003d not a;\nend architecture;\n",
44
+ "license": "mit"
45
+ }, {
46
+ "repo_name": "cybernet14/linguist",
47
+ "path": "samples/VHDL/foo.vhd",
48
+ "copies": "91",
49
+ "size": "217",
50
+ "content": "-- VHDL example file\n\nlibrary ieee;\nuse ieee.std_logic_1164.all;\n\nentity inverter is\n\tport(a : in std_logic;\n\t b : out std_logic);\nend entity;\n\narchitecture rtl of inverter is\nbegin\n\tb \u003c\u003d not a;\nend architecture;\n",
51
+ "license": "mit"
52
+ }
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
53
  ```
54
 
55
  ### Data Fields