Hugging Face
Models
Datasets
Spaces
Community
Docs
Enterprise
Pricing
Log In
Sign Up
Datasets:
AbiralArch
/
hardware-cvdp-examples
like
0
Tasks:
Text Generation
Languages:
code
Size:
1K<n<10K
Tags:
hardware
rtl
verilog
systemverilog
fpga
asic
+ 2
Dataset card
Files
Files and versions
xet
Community
main
hardware-cvdp-examples
/
analysis.json
Commit History
Upload analysis.json with huggingface_hub
e2950c2
verified
AbiralArch
commited on
Aug 1, 2025