File size: 12,117 Bytes
5c49704 | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 | {
"kernels": [
{
"name": "matrix_mult",
"source": "kernels/prototypes/baseline/matmul/kernel.cu",
"description": "CUDA matrix multiplication kernel (compile-only baseline).",
"tags": ["cuda", "matmul"],
"compile_cmd": "{nvcc} -O3 -c {source} -o {build_dir}/{name}.o",
"run_cmd": ""
},
{
"name": "tokenizer_kernel",
"source": "kernels/prototypes/experimental/tokenizer_matmul/kernel.cu",
"description": "Experimental tokenizer/matrix CUDA kernel file.",
"tags": ["cuda", "tokenizer", "experimental"],
"compile_cmd": "{nvcc} -O2 -c {source} -o {build_dir}/{name}.o",
"run_cmd": ""
},
{
"name": "ada_gemm",
"source": "kernels/prototypes/ada/gemm/kernel.cu",
"description": "Ada-focused FP32 shared-memory GEMM prototype with standalone correctness and timing harness.",
"tags": ["cuda", "matmul", "ada", "sm89", "prototype"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -gencode arch=compute_89,code=sm_89 -gencode arch=compute_89,code=compute_89 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 1024 1024 1024 10 50"
},
{
"name": "ada_gemm_k64_warp32_async",
"source": "kernels/prototypes/ada/gemm_k64_warp32_async/kernel.cu",
"description": "Ada FP32 GEMM winner with 64x64x64 tiles, 32x8 threads, and cp.async double-buffered shared-memory stages.",
"tags": ["cuda", "matmul", "ada", "sm89", "prototype", "fp32", "vectorized", "winner", "k64", "warp32", "async", "cpasync"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -gencode arch=compute_89,code=sm_89 -gencode arch=compute_89,code=compute_89 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 1024 1024 1024 10 50"
},
{
"name": "ada_tensor_core_fp16",
"source": "kernels/prototypes/ada/tensor_core/kernel.cu",
"description": "Ada Tensor Core FP16 GEMM prototype with WMMA-backed 32x64x16 correctness and timing harness.",
"tags": ["cuda", "matmul", "ada", "sm89", "prototype", "tensor-core", "fp16"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_ADA_TENSOR_CORE_USE_BF16=0 -gencode arch=compute_89,code=sm_89 -gencode arch=compute_89,code=compute_89 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 1024 1024 1024 10 50"
},
{
"name": "ada_tensor_core_bf16",
"source": "kernels/prototypes/ada/tensor_core/kernel.cu",
"description": "Ada Tensor Core BF16 GEMM prototype with WMMA-backed 32x64x16 correctness and timing harness.",
"tags": ["cuda", "matmul", "ada", "sm89", "prototype", "tensor-core", "bf16"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_ADA_TENSOR_CORE_USE_BF16=1 -gencode arch=compute_89,code=sm_89 -gencode arch=compute_89,code=compute_89 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 1024 1024 1024 10 50"
},
{
"name": "hopper_tensor_core_fp16",
"source": "kernels/prototypes/hopper/tensor_core/kernel.cu",
"description": "Hopper Tensor Core FP16 GEMM prototype with a 64x64x16 WMMA tile and larger per-block warpgroup-style work.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "tensor-core", "fp16"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_HOPPER_TENSOR_CORE_USE_BF16=0 -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 1024 1024 1024 5 20"
},
{
"name": "hopper_tensor_core_bf16",
"source": "kernels/prototypes/hopper/tensor_core/kernel.cu",
"description": "Hopper Tensor Core BF16 GEMM prototype with a 64x64x16 WMMA tile and larger per-block warpgroup-style work.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "tensor-core", "bf16"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_HOPPER_TENSOR_CORE_USE_BF16=1 -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 1024 1024 1024 5 20"
},
{
"name": "hopper_tensor_core_bf16_perf",
"source": "kernels/prototypes/hopper/tensor_core/kernel.cu",
"description": "Hopper BF16 baseline perf lane at 4096^3 with reference disabled to isolate steady-state Tensor Core throughput.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "tensor-core", "bf16", "perf", "next-loop"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_HOPPER_TENSOR_CORE_USE_BF16=1 -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 4096 4096 4096 3 30 1"
},
{
"name": "hopper_tensor_core_bf16_warp2n",
"source": "kernels/prototypes/hopper/tensor_core/kernel.cu",
"description": "Hopper BF16 perf lane with 8 warps per CTA and each warp computing two N fragments to increase work per warp.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "tensor-core", "bf16", "perf", "next-loop", "warp2n"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_HOPPER_TENSOR_CORE_USE_BF16=1 -DPYC_HOPPER_TC_WARP_COL_TILES=2 -DPYC_HOPPER_TC_WARP_ROW_GROUPS=4 -DPYC_HOPPER_TC_WARP_COL_GROUPS=2 -DPYC_HOPPER_TC_SHARED_PAD_A=8 -DPYC_HOPPER_TC_SHARED_PAD_B=8 -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 4096 4096 4096 3 30 1"
},
{
"name": "hopper_tensor_core_bf16_k32",
"source": "kernels/prototypes/hopper/tensor_core/kernel.cu",
"description": "Hopper BF16 perf lane with a 64x64x32 shared-memory stage to cut synchronization frequency across K.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "tensor-core", "bf16", "perf", "next-loop", "k32"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_HOPPER_TENSOR_CORE_USE_BF16=1 -DPYC_HOPPER_TC_TILE_K=32 -DPYC_HOPPER_TC_SHARED_PAD_A=8 -DPYC_HOPPER_TC_SHARED_PAD_B=8 -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 4096 4096 4096 3 30 1"
},
{
"name": "hopper_tensor_core_bf16_warp2n_k32",
"source": "kernels/prototypes/hopper/tensor_core/kernel.cu",
"description": "Hopper BF16 perf lane combining 8-warp CTAs, two N fragments per warp, padded shared-memory strides, and 32-wide K staging.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "tensor-core", "bf16", "perf", "next-loop", "warp2n", "k32"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_HOPPER_TENSOR_CORE_USE_BF16=1 -DPYC_HOPPER_TC_WARP_COL_TILES=2 -DPYC_HOPPER_TC_WARP_ROW_GROUPS=4 -DPYC_HOPPER_TC_WARP_COL_GROUPS=2 -DPYC_HOPPER_TC_TILE_K=32 -DPYC_HOPPER_TC_SHARED_PAD_A=8 -DPYC_HOPPER_TC_SHARED_PAD_B=8 -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 4096 4096 4096 3 30 1"
},
{
"name": "hopper_cublaslt_bf16",
"source": "kernels/prototypes/hopper/cublaslt_bf16/kernel.cu",
"description": "Hopper cuBLASLt BF16 GEMM control lane for measuring the hardware-native library ceiling before a custom TMA/WGMMA implementation lands.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "cublaslt", "bf16", "control", "ceiling"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -lcublasLt -lcublas -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 4096 4096 4096 3 30 1"
},
{
"name": "hopper_cublaslt_bf16_check",
"source": "kernels/prototypes/hopper/cublaslt_bf16/kernel.cu",
"description": "Smaller Hopper cuBLASLt BF16 correctness lane with reference enabled.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "cublaslt", "bf16", "correctness"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -lcublasLt -lcublas -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 512 512 512 2 10 0"
},
{
"name": "hopper_tensor_core_bf16_async",
"source": "kernels/prototypes/hopper/tensor_core_async/kernel.cu",
"description": "Hopper BF16 async WMMA lane with cp.async double-buffered staging, 64x64x32 tiles, and four fragments per warp to cut exposed feed bubbles.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "tensor-core", "bf16", "async", "cpasync", "double-buffered"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_HOPPER_TENSOR_CORE_USE_BF16=1 -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 4096 4096 4096 3 30 1"
},
{
"name": "hopper_tensor_core_bf16_async_wide",
"source": "kernels/prototypes/hopper/tensor_core_async/kernel.cu",
"description": "Hopper BF16 async WMMA lane widened to a 64x128x32 CTA so each stage amortizes more scheduling overhead before the WGMMA/TMA path lands.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "tensor-core", "bf16", "async", "cpasync", "double-buffered", "wide"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_HOPPER_TENSOR_CORE_USE_BF16=1 -DPYC_HOPPER_TC_WARP_COL_GROUPS=4 -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 4096 4096 4096 3 30 1"
},
{
"name": "hopper_tensor_core_bf16_async_wide_k64",
"source": "kernels/prototypes/hopper/tensor_core_async/kernel.cu",
"description": "Hopper BF16 async WMMA lane keeping the 64x128 CTA but doubling stage depth to 64 so each stage amortizes more feed and loop overhead.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "tensor-core", "bf16", "async", "cpasync", "double-buffered", "wide", "k64", "gap-close"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_HOPPER_TENSOR_CORE_USE_BF16=1 -DPYC_HOPPER_TC_WARP_COL_GROUPS=4 -DPYC_HOPPER_TC_TILE_K=64 -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 4096 4096 4096 3 30 1"
},
{
"name": "hopper_tensor_core_bf16_async_square",
"source": "kernels/prototypes/hopper/tensor_core_async/kernel.cu",
"description": "Hopper BF16 async WMMA lane widened into a 128x128x32 CTA so the square 4096^3 regime gets more work per CTA before switching stages.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "tensor-core", "bf16", "async", "cpasync", "double-buffered", "square", "gap-close"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_HOPPER_TENSOR_CORE_USE_BF16=1 -DPYC_HOPPER_TC_WARP_ROW_GROUPS=4 -DPYC_HOPPER_TC_WARP_COL_GROUPS=4 -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 4096 4096 4096 3 30 1"
},
{
"name": "hopper_tensor_core_bf16_async_square_k64",
"source": "kernels/prototypes/hopper/tensor_core_async/kernel.cu",
"description": "Hopper BF16 async WMMA square lane with a 128x128x64 CTA to test the last cheap work-per-stage lever before the WGMMA/TMA path takes over.",
"tags": ["cuda", "matmul", "hopper", "sm90", "prototype", "tensor-core", "bf16", "async", "cpasync", "double-buffered", "square", "k64", "gap-close"],
"compile_cmd": "{nvcc} -O3 -std=c++17 -lineinfo -DPYC_HOPPER_TENSOR_CORE_USE_BF16=1 -DPYC_HOPPER_TC_WARP_ROW_GROUPS=4 -DPYC_HOPPER_TC_WARP_COL_GROUPS=4 -DPYC_HOPPER_TC_TILE_K=64 -gencode arch=compute_90,code=sm_90 -gencode arch=compute_90,code=compute_90 {source} -o {build_dir}/{name}",
"run_cmd": "{build_dir}/{name} 4096 4096 4096 3 30 1"
}
]
}
|