Add files using upload-large-folder tool

platform/aiml/models/microsoft/VibeVoice-1.5B/model-00001-of-00003.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:c5f0a61ddeaeb028e3af540ba4dee7933ad30f9f30b6e1320dd9c875a2daa033
+size 1975317828

platform/aiml/models/microsoft/VibeVoice-1.5B/model-00002-of-00003.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:81c3891f7b2493eb48a9eb6f5be0df48d4f1a4bfd952d84e21683ca6d0bf7969
+size 1983051688

platform/aiml/models/microsoft/VibeVoice-1.5B/model-00003-of-00003.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:cb6e7e5e86b4a41fffbe1f3aaf445d0d50b5e21ed47574101b777f77d75fa196
+size 1449832938

platform/aiml/models/nvidia/NVIDIA-Nemotron-Nano-12B-v2-Base/model-00001-of-00006.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:5887371805916aa175124e458aafc90bec16380443ee1d1e8627c9a9cda5ac57
+size 4830843560

platform/aiml/models/nvidia/NVIDIA-Nemotron-Nano-12B-v2-Base/model-00002-of-00006.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:31d14678df9ab5ab4b93de53d3323e95d9d15df5a28fc42023c37b403c334741
+size 4874263544

platform/aiml/models/nvidia/NVIDIA-Nemotron-Nano-12B-v2-Base/model-00003-of-00006.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:03bb2958e6019deabfa6e7888995e0c3efc4b8e08593cee7047b0dbc106e4054
+size 4790388152

platform/aiml/models/nvidia/NVIDIA-Nemotron-Nano-12B-v2-Base/model-00004-of-00006.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:987aeed0ca0f633b468acda3b03d69a98aa89684cddefb1c9bb718f341038a80
+size 4874398064

platform/aiml/models/nvidia/NVIDIA-Nemotron-Nano-12B-v2-Base/model-00005-of-00006.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:7dffc62ce9a650be9090aea04a32cbf4800a42687f1d368e015f7e49a1f6766e
+size 3907972648

platform/aiml/models/nvidia/NVIDIA-Nemotron-Nano-12B-v2-Base/model-00006-of-00006.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:bfea7b9032d03c9483d2e49c4ee47dd1fa1529a765f82ae2bac957a7b901e0b7
+size 1342177408

platform/aiml/models/nvidia/NVIDIA-Nemotron-Nano-9B-v2/model-00001-of-00004.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:fca4d01f61c81b279e8adfac2f947fe9518b9ed0b5a41a72199aa68b61666a23
+size 4924823528

platform/aiml/models/nvidia/NVIDIA-Nemotron-Nano-9B-v2/model-00002-of-00004.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:57cd13bbc8b1d3795ab9c1609c55b25ead2f88bbd9c2e9fd978e60a3a73f7981
+size 4937507160

platform/aiml/models/nvidia/NVIDIA-Nemotron-Nano-9B-v2/model-00003-of-00004.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:bb2ead0334c209dde90e8d0ce9ce5dac8a693626bf6d37614832cb678acb88db
+size 4871563216

platform/aiml/models/nvidia/NVIDIA-Nemotron-Nano-9B-v2/model-00004-of-00004.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:85d28ad854fdaa954b57c69779ca1c125347d34d1d2259aaa5790ca1ebd9fd95
+size 3042598608

platform/aiml/models/swiss-ai/Apertus-8B-Instruct-2509/model-00001-of-00004.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:3c0d9506c084975849cefc1410dbb0300eafc0f480a5fcbc3db8f54c10500912
+size 4999776656

platform/aiml/models/swiss-ai/Apertus-8B-Instruct-2509/model-00002-of-00004.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:a934231fe465a8f4b0028454218d787f02b7cae3f91d886ca73b85ca368f2b21
+size 4882374192

platform/aiml/models/swiss-ai/Apertus-8B-Instruct-2509/model-00003-of-00004.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:8c2a98c71209664b1e7c8a2df80782cac1a90cc11feda5cd5c5495c5dd9b584e
+size 4974647808

platform/aiml/models/swiss-ai/Apertus-8B-Instruct-2509/model-00004-of-00004.safetensors

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:6417026ac38ffd73ae5683c568162982c722469683f8040665ddb0a5de6dd442
+size 1249928160

platform/aiml/models/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/ONGZSRKNZB532BTKRWY3YENSDZLSL2NYV5D5WJDQN7OTDQXVD2XA/__grp__triton_poi_fused_add_mul_sub_3.json

@@ -0,0 +1 @@
+{"child_paths": {"triton_poi_fused_add_mul_sub_3.ttir": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/ONGZSRKNZB532BTKRWY3YENSDZLSL2NYV5D5WJDQN7OTDQXVD2XA/triton_poi_fused_add_mul_sub_3.ttir", "triton_poi_fused_add_mul_sub_3.ttgir": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/ONGZSRKNZB532BTKRWY3YENSDZLSL2NYV5D5WJDQN7OTDQXVD2XA/triton_poi_fused_add_mul_sub_3.ttgir", "triton_poi_fused_add_mul_sub_3.llir": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/ONGZSRKNZB532BTKRWY3YENSDZLSL2NYV5D5WJDQN7OTDQXVD2XA/triton_poi_fused_add_mul_sub_3.llir", "triton_poi_fused_add_mul_sub_3.ptx": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/ONGZSRKNZB532BTKRWY3YENSDZLSL2NYV5D5WJDQN7OTDQXVD2XA/triton_poi_fused_add_mul_sub_3.ptx", "triton_poi_fused_add_mul_sub_3.cubin": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/ONGZSRKNZB532BTKRWY3YENSDZLSL2NYV5D5WJDQN7OTDQXVD2XA/triton_poi_fused_add_mul_sub_3.cubin", "triton_poi_fused_add_mul_sub_3.json": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/ONGZSRKNZB532BTKRWY3YENSDZLSL2NYV5D5WJDQN7OTDQXVD2XA/triton_poi_fused_add_mul_sub_3.json"}}

platform/aiml/models/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/POJM645S4ADBB2J7M4ID4FKVF46TSGKFUKGURG4BBHU6CJB3JCHA/__grp__triton_poi_fused_add_mul_sub_3.json

@@ -0,0 +1 @@
+{"child_paths": {"triton_poi_fused_add_mul_sub_3.ttir": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/POJM645S4ADBB2J7M4ID4FKVF46TSGKFUKGURG4BBHU6CJB3JCHA/triton_poi_fused_add_mul_sub_3.ttir", "triton_poi_fused_add_mul_sub_3.ttgir": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/POJM645S4ADBB2J7M4ID4FKVF46TSGKFUKGURG4BBHU6CJB3JCHA/triton_poi_fused_add_mul_sub_3.ttgir", "triton_poi_fused_add_mul_sub_3.llir": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/POJM645S4ADBB2J7M4ID4FKVF46TSGKFUKGURG4BBHU6CJB3JCHA/triton_poi_fused_add_mul_sub_3.llir", "triton_poi_fused_add_mul_sub_3.ptx": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/POJM645S4ADBB2J7M4ID4FKVF46TSGKFUKGURG4BBHU6CJB3JCHA/triton_poi_fused_add_mul_sub_3.ptx", "triton_poi_fused_add_mul_sub_3.cubin": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/POJM645S4ADBB2J7M4ID4FKVF46TSGKFUKGURG4BBHU6CJB3JCHA/triton_poi_fused_add_mul_sub_3.cubin", "triton_poi_fused_add_mul_sub_3.json": "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/POJM645S4ADBB2J7M4ID4FKVF46TSGKFUKGURG4BBHU6CJB3JCHA/triton_poi_fused_add_mul_sub_3.json"}}

platform/aiml/models/vllm/torch_compile_cache/90b45bce02/rank_0_0/triton_cache/POJM645S4ADBB2J7M4ID4FKVF46TSGKFUKGURG4BBHU6CJB3JCHA/triton_poi_fused_add_mul_sub_3.ptx

@@ -0,0 +1,896 @@
+//
+// Generated by LLVM NVPTX Back-End
+//
+
+.version 8.4
+.target sm_90a
+.address_size 64
+
+	// .globl	triton_poi_fused_add_mul_sub_3 // -- Begin function triton_poi_fused_add_mul_sub_3
+.extern .func __assertfail
+(
+	.param .b64 __assertfail_param_0,
+	.param .b64 __assertfail_param_1,
+	.param .b32 __assertfail_param_2,
+	.param .b64 __assertfail_param_3,
+	.param .b64 __assertfail_param_4
+)
+.noreturn;
+.global .align 1 .b8 assertFunc_0[8] = {117, 110, 107, 110, 111, 119, 110};
+.global .align 1 .b8 assertFile_0[134] = {47, 104, 111, 109, 101, 47, 120, 47, 46, 99, 97, 99, 104, 101, 47, 118, 108, 108, 109, 47, 116, 111, 114, 99, 104, 95, 99, 111, 109, 112, 105, 108, 101, 95, 99, 97, 99, 104, 101, 47, 57, 48, 98, 52, 53, 98, 99, 101, 48, 50, 47, 114, 97, 110, 107, 95, 48, 95, 48, 47, 105, 110, 100, 117, 99, 116, 111, 114, 95, 99, 97, 99, 104, 101, 47, 104, 117, 47, 99, 104, 117, 108, 97, 108, 116, 53, 105, 117, 115, 55, 109, 102, 107, 118, 108, 51, 117, 110, 106, 55, 116, 50, 107, 120, 107, 98, 51, 118, 97, 53, 51, 99, 51, 112, 114, 116, 110, 97, 114, 109, 107, 121, 117, 115, 114, 116, 117, 122, 55, 115, 46, 112, 121};
+.global .align 1 .b8 assertMessage_0[40] = {105, 110, 100, 101, 120, 32, 111, 117, 116, 32, 111, 102, 32, 98, 111, 117, 110, 100, 115, 58, 32, 48, 32, 60, 61, 32, 116, 109, 112, 49, 54, 32, 60, 32, 52, 48, 57, 54, 48};
+.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
+                                        // @triton_poi_fused_add_mul_sub_3
+.visible .entry triton_poi_fused_add_mul_sub_3(
+	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_sub_3_param_0,
+	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_sub_3_param_1,
+	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_sub_3_param_2,
+	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_sub_3_param_3,
+	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_sub_3_param_4,
+	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_sub_3_param_5,
+	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_sub_3_param_6,
+	.param .u32 triton_poi_fused_add_mul_sub_3_param_7,
+	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_sub_3_param_8
+)
+.reqntid 128, 1, 1
+{
+	.reg .pred 	%p<44>;
+	.reg .b16 	%rs<65>;
+	.reg .b32 	%r<128>;
+	.reg .f32 	%f<187>;
+	.reg .b64 	%rd<105>;
+	.loc	1 18 0                          // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:18:0
+$L__func_begin0:
+	.loc	1 18 0                          // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:18:0
+
+// %bb.0:                               // %__nv_rsqrtf.exit
+	ld.param.u32 	%r23, [triton_poi_fused_add_mul_sub_3_param_7];
+	ld.param.u64 	%rd50, [triton_poi_fused_add_mul_sub_3_param_0];
+	ld.param.u64 	%rd51, [triton_poi_fused_add_mul_sub_3_param_1];
+$L__tmp0:
+	.loc	1 19 28                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:19:28
+	mov.u32 	%r52, %ctaid.x;
+	.loc	1 19 33                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:19:33
+	shl.b32 	%r53, %r52, 10;
+	ld.param.u64 	%rd52, [triton_poi_fused_add_mul_sub_3_param_2];
+	ld.param.u64 	%rd53, [triton_poi_fused_add_mul_sub_3_param_3];
+	.loc	1 20 36                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:20:36
+	mov.u32 	%r54, %tid.x;
+	shl.b32 	%r55, %r54, 3;
+	and.b32  	%r56, %r55, 1016;
+	.loc	1 20 23                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:20:23
+	or.b32  	%r1, %r56, %r53;
+	or.b32  	%r57, %r1, 1;
+	or.b32  	%r58, %r1, 2;
+	or.b32  	%r59, %r1, 3;
+	or.b32  	%r60, %r1, 4;
+	or.b32  	%r61, %r1, 5;
+	or.b32  	%r62, %r1, 6;
+	or.b32  	%r63, %r1, 7;
+	.loc	1 21 21                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:21:21
+	setp.ge.s32 	%p36, %r1, %r23;
+	setp.lt.s32 	%p35, %r1, %r23;
+	.loc	1 23 21                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:23:21
+	bfe.s32 	%r64, %r52, 21, 1;
+	.loc	1 22 19                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:22:19
+	shr.u32 	%r65, %r64, 26;
+	.loc	1 23 21                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:23:21
+	add.s32 	%r66, %r1, %r65;
+	shr.s32 	%r2, %r66, 6;
+	.loc	1 22 19                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:22:19
+	and.b32  	%r67, %r66, -64;
+	sub.s32 	%r68, %r1, %r67;
+	add.s32 	%r69, %r57, %r65;
+	and.b32  	%r70, %r69, -64;
+	sub.s32 	%r71, %r57, %r70;
+	add.s32 	%r72, %r58, %r65;
+	and.b32  	%r73, %r72, -64;
+	sub.s32 	%r74, %r58, %r73;
+	add.s32 	%r75, %r59, %r65;
+	and.b32  	%r76, %r75, -64;
+	sub.s32 	%r77, %r59, %r76;
+	add.s32 	%r78, %r60, %r65;
+	and.b32  	%r79, %r78, -64;
+	sub.s32 	%r80, %r60, %r79;
+	add.s32 	%r81, %r61, %r65;
+	and.b32  	%r82, %r81, -64;
+	sub.s32 	%r83, %r61, %r82;
+	add.s32 	%r84, %r62, %r65;
+	and.b32  	%r85, %r84, -64;
+	sub.s32 	%r86, %r62, %r85;
+	add.s32 	%r87, %r63, %r65;
+	and.b32  	%r88, %r87, -64;
+	sub.s32 	%r89, %r63, %r88;
+	.loc	1 23 27                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:23:27
+	mul.hi.s32 	%r90, %r2, 1717986919;
+	shr.u32 	%r91, %r90, 31;
+	shr.u32 	%r92, %r90, 4;
+	add.s32 	%r93, %r92, %r91;
+	mul.lo.s32 	%r94, %r93, 40;
+	sub.s32 	%r95, %r2, %r94;
+	.loc	1 24 19                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:24:19
+	mul.hi.s32 	%r96, %r1, 1717986919;
+	shr.u32 	%r97, %r96, 31;
+	shr.s32 	%r98, %r96, 10;
+	add.s32 	%r99, %r98, %r97;
+	.loc	1 26 39                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:26:39
+	shl.b32 	%r100, %r95, 7;
+	.loc	1 26 35                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:26:35
+	mad.lo.s32 	%r101, %r99, 7168, %r100;
+	.loc	1 26 44                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:26:44
+	add.s32 	%r102, %r101, %r68;
+	.loc	1 26 30                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:26:30
+	mul.wide.s32 	%rd54, %r102, 2;
+	add.s64 	%rd7, %rd50, %rd54;
+	.loc	1 26 54                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:26:54
+	// begin inline asm
+	mov.u32 %r24, 0x0;
+	mov.u32 %r25, 0x0;
+	mov.u32 %r26, 0x0;
+	mov.u32 %r27, 0x0;
+	@%p35 ld.global.v4.b32 { %r24, %r25, %r26, %r27 }, [ %rd7 + 0 ];
+	// end inline asm
+	.loc	1 27 30                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:27:30
+	mul.wide.s32 	%rd55, %r2, 4;
+	add.s64 	%rd8, %rd51, %rd55;
+	.loc	1 27 35                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:27:35
+	// begin inline asm
+	mov.u32 %r28, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r28 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r29, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r29 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r30, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r30 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r31, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r31 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r32, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r32 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r33, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r33 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r34, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r34 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r35, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r35 }, [ %rd8 + 0 ];
+	// end inline asm
+	.loc	1 28 31                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:28:31
+	mul.wide.s32 	%rd56, %r68, 2;
+	add.s64 	%rd16, %rd52, %rd56;
+	.loc	1 28 36                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:28:36
+	// begin inline asm
+	mov.u32 %r36, 0x0;
+	mov.u32 %r37, 0x0;
+	mov.u32 %r38, 0x0;
+	mov.u32 %r39, 0x0;
+	@%p35 ld.global.L1::evict_last.v4.b32 { %r36, %r37, %r38, %r39 }, [ %rd16 + 0 ];
+	// end inline asm
+	.loc	1 29 31                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:29:31
+	mul.wide.s32 	%rd57, %r99, 8;
+	add.s64 	%rd18, %rd53, %rd57;
+	.loc	1 29 36                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:29:36
+	// begin inline asm
+	mov.u64 %rd17, 0x0;
+	@%p35 ld.global.L1::evict_last.b64 { %rd17 }, [ %rd18 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u64 %rd19, 0x0;
+	@%p35 ld.global.L1::evict_last.b64 { %rd19 }, [ %rd18 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u64 %rd21, 0x0;
+	@%p35 ld.global.L1::evict_last.b64 { %rd21 }, [ %rd18 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u64 %rd23, 0x0;
+	@%p35 ld.global.L1::evict_last.b64 { %rd23 }, [ %rd18 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u64 %rd25, 0x0;
+	@%p35 ld.global.L1::evict_last.b64 { %rd25 }, [ %rd18 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u64 %rd27, 0x0;
+	@%p35 ld.global.L1::evict_last.b64 { %rd27 }, [ %rd18 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u64 %rd29, 0x0;
+	@%p35 ld.global.L1::evict_last.b64 { %rd29 }, [ %rd18 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u64 %rd31, 0x0;
+	@%p35 ld.global.L1::evict_last.b64 { %rd31 }, [ %rd18 + 0 ];
+	// end inline asm
+	.loc	1 30 36                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:30:36
+	add.s32 	%r103, %r68, 64;
+	.loc	1 30 75                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:30:75
+	add.s32 	%r104, %r101, %r103;
+	.loc	1 30 31                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:30:31
+	mul.wide.s32 	%rd58, %r104, 2;
+	add.s64 	%rd33, %rd50, %rd58;
+	cvt.s64.s32 	%rd59, %r71;
+	cvt.s64.s32 	%rd60, %r101;
+	add.s64 	%rd61, %rd60, %rd59;
+	shl.b64 	%rd62, %rd61, 1;
+	add.s64 	%rd63, %rd50, %rd62;
+	add.s64 	%rd34, %rd63, 128;
+	cvt.s64.s32 	%rd64, %r74;
+	add.s64 	%rd65, %rd60, %rd64;
+	shl.b64 	%rd66, %rd65, 1;
+	add.s64 	%rd67, %rd50, %rd66;
+	add.s64 	%rd35, %rd67, 128;
+	cvt.s64.s32 	%rd68, %r77;
+	add.s64 	%rd69, %rd60, %rd68;
+	shl.b64 	%rd70, %rd69, 1;
+	add.s64 	%rd71, %rd50, %rd70;
+	add.s64 	%rd36, %rd71, 128;
+	cvt.s64.s32 	%rd72, %r80;
+	add.s64 	%rd73, %rd60, %rd72;
+	shl.b64 	%rd74, %rd73, 1;
+	add.s64 	%rd75, %rd50, %rd74;
+	add.s64 	%rd37, %rd75, 128;
+	cvt.s64.s32 	%rd76, %r83;
+	add.s64 	%rd77, %rd60, %rd76;
+	shl.b64 	%rd78, %rd77, 1;
+	add.s64 	%rd79, %rd50, %rd78;
+	add.s64 	%rd38, %rd79, 128;
+	cvt.s64.s32 	%rd80, %r86;
+	add.s64 	%rd81, %rd60, %rd80;
+	shl.b64 	%rd82, %rd81, 1;
+	add.s64 	%rd83, %rd50, %rd82;
+	add.s64 	%rd39, %rd83, 128;
+	cvt.s64.s32 	%rd84, %r89;
+	add.s64 	%rd85, %rd60, %rd84;
+	shl.b64 	%rd86, %rd85, 1;
+	add.s64 	%rd87, %rd50, %rd86;
+	add.s64 	%rd40, %rd87, 128;
+	.loc	1 30 85                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:30:85
+	// begin inline asm
+	mov.u16 %rs9, 0x0;
+	@%p35 ld.global.b16 { %rs9 }, [ %rd33 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u16 %rs10, 0x0;
+	@%p35 ld.global.b16 { %rs10 }, [ %rd34 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u16 %rs11, 0x0;
+	@%p35 ld.global.b16 { %rs11 }, [ %rd35 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u16 %rs12, 0x0;
+	@%p35 ld.global.b16 { %rs12 }, [ %rd36 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u16 %rs13, 0x0;
+	@%p35 ld.global.b16 { %rs13 }, [ %rd37 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u16 %rs14, 0x0;
+	@%p35 ld.global.b16 { %rs14 }, [ %rd38 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u16 %rs15, 0x0;
+	@%p35 ld.global.b16 { %rs15 }, [ %rd39 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u16 %rs16, 0x0;
+	@%p35 ld.global.b16 { %rs16 }, [ %rd40 + 0 ];
+	// end inline asm
+	.loc	1 31 57                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:31:57
+	// begin inline asm
+	mov.u32 %r40, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r40 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r41, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r41 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r42, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r42 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r43, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r43 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r44, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r44 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r45, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r45 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r46, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r46 }, [ %rd8 + 0 ];
+	// end inline asm
+	// begin inline asm
+	mov.u32 %r47, 0x0;
+	@%p35 ld.global.L1::evict_last.b32 { %r47 }, [ %rd8 + 0 ];
+	// end inline asm
+	.loc	1 32 31                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:32:31
+	mul.wide.u32 	%rd88, %r103, 2;
+	add.s64 	%rd49, %rd52, %rd88;
+	.loc	1 32 41                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:32:41
+	// begin inline asm
+	mov.u32 %r48, 0x0;
+	mov.u32 %r49, 0x0;
+	mov.u32 %r50, 0x0;
+	mov.u32 %r51, 0x0;
+	@%p35 ld.global.L1::evict_last.v4.b32 { %r48, %r49, %r50, %r51 }, [ %rd49 + 0 ];
+	// end inline asm
+	.loc	1 43 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:43:20
+	add.s64 	%rd89, %rd17, 40960;
+	.loc	1 44 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:44:20
+	setp.lt.s64 	%p37, %rd17, 0;
+	.loc	1 45 35                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:45:35
+	selp.b64 	%rd3, %rd89, %rd17, %p37;
+	.loc	1 46 38                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:46:38
+	setp.lt.u64 	%p38, %rd3, 40960;
+	.loc	1 46 66                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:46:66
+	or.pred  	%p39, %p36, %p38;
+	@%p39 bra 	$L__BB0_2;
+	bra.uni 	$L__BB0_1;
+$L__BB0_2:                              // %__nv_rsqrtf.exit25
+	.loc	1 0 66                          // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:0:66
+	ld.param.u64 	%rd6, [triton_poi_fused_add_mul_sub_3_param_6];
+	ld.param.u64 	%rd5, [triton_poi_fused_add_mul_sub_3_param_5];
+	ld.param.u64 	%rd4, [triton_poi_fused_add_mul_sub_3_param_4];
+	mov.b32 	%f9, %r28;
+	mov.b32 	%f10, %r29;
+	mov.b32 	%f11, %r30;
+	mov.b32 	%f12, %r31;
+	mov.b32 	%f13, %r32;
+	mov.b32 	%f14, %r33;
+	mov.b32 	%f15, %r34;
+	mov.b32 	%f16, %r35;
+	cvt.s64.s32 	%rd1, %r68;
+	cvt.u64.u32 	%rd2, %r103;
+	mov.f32 	%f17, 0f43000000;
+	div.full.f32 	%f18, %f9, %f17;
+	div.full.f32 	%f19, %f10, %f17;
+	div.full.f32 	%f20, %f11, %f17;
+	div.full.f32 	%f21, %f12, %f17;
+	div.full.f32 	%f22, %f13, %f17;
+	div.full.f32 	%f23, %f14, %f17;
+	div.full.f32 	%f24, %f15, %f17;
+	div.full.f32 	%f25, %f16, %f17;
+	add.f32 	%f26, %f18, 0f358637BD;
+	add.f32 	%f27, %f19, 0f358637BD;
+	add.f32 	%f28, %f20, 0f358637BD;
+	add.f32 	%f29, %f21, 0f358637BD;
+	add.f32 	%f30, %f22, 0f358637BD;
+	add.f32 	%f31, %f23, 0f358637BD;
+	add.f32 	%f32, %f24, 0f358637BD;
+	add.f32 	%f33, %f25, 0f358637BD;
+	rsqrt.approx.ftz.f32 	%f1, %f26;
+	rsqrt.approx.ftz.f32 	%f2, %f27;
+	rsqrt.approx.ftz.f32 	%f3, %f28;
+	rsqrt.approx.ftz.f32 	%f4, %f29;
+	rsqrt.approx.ftz.f32 	%f5, %f30;
+	rsqrt.approx.ftz.f32 	%f6, %f31;
+	rsqrt.approx.ftz.f32 	%f7, %f32;
+	rsqrt.approx.ftz.f32 	%f8, %f33;
+	cvt.u32.u64 	%r121, %rd1;
+	.loc	1 31 57                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:31:57
+	mov.b32 	%f34, %r47;
+	mov.b32 	%f35, %r46;
+	mov.b32 	%f36, %r45;
+	mov.b32 	%f37, %r44;
+	mov.b32 	%f38, %r43;
+	mov.b32 	%f39, %r42;
+	mov.b32 	%f40, %r41;
+	mov.b32 	%f41, %r40;
+	.loc	1 46 66                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:46:66
+	bar.sync 	0;
+	.loc	1 47 31                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:47:31
+	shl.b64 	%rd94, %rd3, 8;
+	add.s64 	%rd95, %rd4, %rd94;
+	shl.b64 	%rd96, %rd1, 1;
+	add.s64 	%rd90, %rd95, %rd96;
+	.loc	1 47 48                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:47:48
+	// begin inline asm
+	mov.u32 %r105, 0x0;
+	mov.u32 %r106, 0x0;
+	mov.u32 %r107, 0x0;
+	mov.u32 %r108, 0x0;
+	@%p35 ld.global.v4.b32 { %r105, %r106, %r107, %r108 }, [ %rd90 + 0 ];
+	// end inline asm
+	.loc	1 50 21                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:50:21
+	div.full.f32 	%f43, %f41, %f17;
+	div.full.f32 	%f44, %f40, %f17;
+	div.full.f32 	%f45, %f39, %f17;
+	div.full.f32 	%f46, %f38, %f17;
+	div.full.f32 	%f47, %f37, %f17;
+	div.full.f32 	%f48, %f36, %f17;
+	div.full.f32 	%f49, %f35, %f17;
+	div.full.f32 	%f50, %f34, %f17;
+	.loc	1 51 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:51:20
+	add.f32 	%f51, %f43, 0f358637BD;
+	add.f32 	%f52, %f44, 0f358637BD;
+	add.f32 	%f53, %f45, 0f358637BD;
+	add.f32 	%f54, %f46, 0f358637BD;
+	add.f32 	%f55, %f47, 0f358637BD;
+	add.f32 	%f56, %f48, 0f358637BD;
+	add.f32 	%f57, %f49, 0f358637BD;
+	add.f32 	%f58, %f50, 0f358637BD;
+	.loc	1 52 28                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:52:28
+	rsqrt.approx.ftz.f32 	%f59, %f51;
+	rsqrt.approx.ftz.f32 	%f60, %f52;
+	rsqrt.approx.ftz.f32 	%f61, %f53;
+	rsqrt.approx.ftz.f32 	%f62, %f54;
+	rsqrt.approx.ftz.f32 	%f63, %f55;
+	rsqrt.approx.ftz.f32 	%f64, %f56;
+	rsqrt.approx.ftz.f32 	%f65, %f57;
+	rsqrt.approx.ftz.f32 	%f66, %f58;
+	.loc	1 30 85                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:30:85
+	mov.b32 	%r122, {%rs9, %rs10};
+	mov.b32 	%r123, {%rs11, %rs12};
+	mov.b32 	%r124, {%rs13, %rs14};
+	mov.b32 	%r125, {%rs15, %rs16};
+	.loc	1 56 31                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:56:31
+	shl.b64 	%rd97, %rd2, 1;
+	add.s64 	%rd91, %rd95, %rd97;
+	.loc	1 56 53                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:56:53
+	// begin inline asm
+	mov.u32 %r109, 0x0;
+	mov.u32 %r110, 0x0;
+	mov.u32 %r111, 0x0;
+	mov.u32 %r112, 0x0;
+	@%p35 ld.global.v4.b32 { %r109, %r110, %r111, %r112 }, [ %rd91 + 0 ];
+	// end inline asm
+	.loc	1 62 34                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:62:34
+	shl.b32 	%r126, %r2, 7;
+	.loc	1 62 30                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:62:30
+	add.s32 	%r127, %r126, %r121;
+	.loc	1 62 25                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:62:25
+	mul.wide.s32 	%rd98, %r127, 2;
+	add.s64 	%rd92, %rd5, %rd98;
+	.loc	1 26 64                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:26:64
+	mov.b32 	{%rs17, %rs18}, %r24;
+	cvt.f32.bf16 	%f67, %rs18;
+	cvt.f32.bf16 	%f68, %rs17;
+	.loc	1 39 18                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:39:18
+	mul.f32 	%f69, %f1, %f68;
+	mul.f32 	%f70, %f2, %f67;
+	.loc	1 28 76                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:28:76
+	mov.b32 	{%rs19, %rs20}, %r36;
+	cvt.f32.bf16 	%f71, %rs19;
+	cvt.f32.bf16 	%f72, %rs20;
+	.loc	1 41 19                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:41:19
+	mul.f32 	%f73, %f70, %f72;
+	mul.f32 	%f74, %f69, %f71;
+	.loc	1 47 58                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:47:58
+	mov.b32 	{%rs21, %rs22}, %r105;
+	cvt.f32.bf16 	%f75, %rs22;
+	cvt.f32.bf16 	%f76, %rs21;
+	.loc	1 30 95                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:30:95
+	mov.b32 	{%rs23, %rs24}, %r122;
+	cvt.f32.bf16 	%f77, %rs23;
+	cvt.f32.bf16 	%f78, %rs24;
+	.loc	1 32 81                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:32:81
+	mov.b32 	{%rs25, %rs26}, %r48;
+	cvt.f32.bf16 	%f79, %rs26;
+	cvt.f32.bf16 	%f80, %rs25;
+	.loc	1 53 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:53:20
+	mul.f32 	%f81, %f60, %f78;
+	mul.f32 	%f82, %f59, %f77;
+	.loc	1 55 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:55:20
+	mul.f32 	%f83, %f82, %f80;
+	mul.f32 	%f84, %f81, %f79;
+	.loc	1 56 63                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:56:63
+	mov.b32 	{%rs27, %rs28}, %r109;
+	cvt.f32.bf16 	%f85, %rs27;
+	cvt.f32.bf16 	%f86, %rs28;
+	.loc	1 57 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:57:20
+	mul.f32 	%f87, %f84, %f86;
+	mul.f32 	%f88, %f83, %f85;
+	.loc	1 58 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:58:20
+	neg.f32 	%f89, %f88;
+	fma.rn.f32 	%f90, %f74, %f76, %f89;
+	neg.f32 	%f91, %f87;
+	fma.rn.f32 	%f92, %f73, %f75, %f91;
+	.loc	1 62 46                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:62:46
+	cvt.rn.bf16x2.f32 	%r113, %f92, %f90;
+	.loc	1 26 64                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:26:64
+	mov.b32 	{%rs29, %rs30}, %r25;
+	cvt.f32.bf16 	%f93, %rs30;
+	cvt.f32.bf16 	%f94, %rs29;
+	.loc	1 39 18                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:39:18
+	mul.f32 	%f95, %f3, %f94;
+	mul.f32 	%f96, %f4, %f93;
+	.loc	1 28 76                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:28:76
+	mov.b32 	{%rs31, %rs32}, %r37;
+	cvt.f32.bf16 	%f97, %rs31;
+	cvt.f32.bf16 	%f98, %rs32;
+	.loc	1 41 19                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:41:19
+	mul.f32 	%f99, %f96, %f98;
+	mul.f32 	%f100, %f95, %f97;
+	.loc	1 47 58                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:47:58
+	mov.b32 	{%rs33, %rs34}, %r106;
+	cvt.f32.bf16 	%f101, %rs34;
+	cvt.f32.bf16 	%f102, %rs33;
+	.loc	1 30 95                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:30:95
+	mov.b32 	{%rs35, %rs36}, %r123;
+	cvt.f32.bf16 	%f103, %rs35;
+	cvt.f32.bf16 	%f104, %rs36;
+	.loc	1 32 81                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:32:81
+	mov.b32 	{%rs37, %rs38}, %r49;
+	cvt.f32.bf16 	%f105, %rs38;
+	cvt.f32.bf16 	%f106, %rs37;
+	.loc	1 53 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:53:20
+	mul.f32 	%f107, %f62, %f104;
+	mul.f32 	%f108, %f61, %f103;
+	.loc	1 55 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:55:20
+	mul.f32 	%f109, %f108, %f106;
+	mul.f32 	%f110, %f107, %f105;
+	.loc	1 56 63                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:56:63
+	mov.b32 	{%rs39, %rs40}, %r110;
+	cvt.f32.bf16 	%f111, %rs39;
+	cvt.f32.bf16 	%f112, %rs40;
+	.loc	1 57 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:57:20
+	mul.f32 	%f113, %f110, %f112;
+	mul.f32 	%f114, %f109, %f111;
+	.loc	1 58 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:58:20
+	neg.f32 	%f115, %f114;
+	fma.rn.f32 	%f116, %f100, %f102, %f115;
+	neg.f32 	%f117, %f113;
+	fma.rn.f32 	%f118, %f99, %f101, %f117;
+	.loc	1 62 46                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:62:46
+	cvt.rn.bf16x2.f32 	%r114, %f118, %f116;
+	.loc	1 26 64                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:26:64
+	mov.b32 	{%rs41, %rs42}, %r26;
+	cvt.f32.bf16 	%f119, %rs42;
+	cvt.f32.bf16 	%f120, %rs41;
+	.loc	1 39 18                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:39:18
+	mul.f32 	%f121, %f5, %f120;
+	mul.f32 	%f122, %f6, %f119;
+	.loc	1 28 76                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:28:76
+	mov.b32 	{%rs43, %rs44}, %r38;
+	cvt.f32.bf16 	%f123, %rs43;
+	cvt.f32.bf16 	%f124, %rs44;
+	.loc	1 41 19                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:41:19
+	mul.f32 	%f125, %f122, %f124;
+	mul.f32 	%f126, %f121, %f123;
+	.loc	1 47 58                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:47:58
+	mov.b32 	{%rs45, %rs46}, %r107;
+	cvt.f32.bf16 	%f127, %rs46;
+	cvt.f32.bf16 	%f128, %rs45;
+	.loc	1 30 95                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:30:95
+	mov.b32 	{%rs47, %rs48}, %r124;
+	cvt.f32.bf16 	%f129, %rs47;
+	cvt.f32.bf16 	%f130, %rs48;
+	.loc	1 32 81                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:32:81
+	mov.b32 	{%rs49, %rs50}, %r50;
+	cvt.f32.bf16 	%f131, %rs50;
+	cvt.f32.bf16 	%f132, %rs49;
+	.loc	1 53 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:53:20
+	mul.f32 	%f133, %f64, %f130;
+	mul.f32 	%f134, %f63, %f129;
+	.loc	1 55 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:55:20
+	mul.f32 	%f135, %f134, %f132;
+	mul.f32 	%f136, %f133, %f131;
+	.loc	1 56 63                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:56:63
+	mov.b32 	{%rs51, %rs52}, %r111;
+	cvt.f32.bf16 	%f137, %rs51;
+	cvt.f32.bf16 	%f138, %rs52;
+	.loc	1 57 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:57:20
+	mul.f32 	%f139, %f136, %f138;
+	mul.f32 	%f140, %f135, %f137;
+	.loc	1 58 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:58:20
+	neg.f32 	%f141, %f140;
+	fma.rn.f32 	%f142, %f126, %f128, %f141;
+	neg.f32 	%f143, %f139;
+	fma.rn.f32 	%f144, %f125, %f127, %f143;
+	.loc	1 62 46                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:62:46
+	cvt.rn.bf16x2.f32 	%r115, %f144, %f142;
+	.loc	1 26 64                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:26:64
+	mov.b32 	{%rs53, %rs54}, %r27;
+	cvt.f32.bf16 	%f145, %rs54;
+	cvt.f32.bf16 	%f146, %rs53;
+	.loc	1 39 18                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:39:18
+	mul.f32 	%f147, %f7, %f146;
+	mul.f32 	%f148, %f8, %f145;
+	.loc	1 28 76                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:28:76
+	mov.b32 	{%rs55, %rs56}, %r39;
+	cvt.f32.bf16 	%f149, %rs55;
+	cvt.f32.bf16 	%f150, %rs56;
+	.loc	1 41 19                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:41:19
+	mul.f32 	%f151, %f148, %f150;
+	mul.f32 	%f152, %f147, %f149;
+	.loc	1 47 58                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:47:58
+	mov.b32 	{%rs57, %rs58}, %r108;
+	cvt.f32.bf16 	%f153, %rs58;
+	cvt.f32.bf16 	%f154, %rs57;
+	.loc	1 30 95                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:30:95
+	mov.b32 	{%rs59, %rs60}, %r125;
+	cvt.f32.bf16 	%f155, %rs59;
+	cvt.f32.bf16 	%f156, %rs60;
+	.loc	1 32 81                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:32:81
+	mov.b32 	{%rs61, %rs62}, %r51;
+	cvt.f32.bf16 	%f157, %rs62;
+	cvt.f32.bf16 	%f158, %rs61;
+	.loc	1 53 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:53:20
+	mul.f32 	%f159, %f66, %f156;
+	mul.f32 	%f160, %f65, %f155;
+	.loc	1 55 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:55:20
+	mul.f32 	%f161, %f160, %f158;
+	mul.f32 	%f162, %f159, %f157;
+	.loc	1 56 63                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:56:63
+	mov.b32 	{%rs63, %rs64}, %r112;
+	cvt.f32.bf16 	%f163, %rs63;
+	cvt.f32.bf16 	%f164, %rs64;
+	.loc	1 57 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:57:20
+	mul.f32 	%f165, %f162, %f164;
+	mul.f32 	%f166, %f161, %f163;
+	.loc	1 58 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:58:20
+	neg.f32 	%f167, %f166;
+	fma.rn.f32 	%f168, %f152, %f154, %f167;
+	neg.f32 	%f169, %f165;
+	fma.rn.f32 	%f170, %f151, %f153, %f169;
+	.loc	1 62 46                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:62:46
+	cvt.rn.bf16x2.f32 	%r116, %f170, %f168;
+	// begin inline asm
+	@%p35 st.global.v4.b32 [ %rd92 + 0 ], { %r113, %r114, %r115, %r116 };
+	// end inline asm
+	.loc	1 63 25                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:63:25
+	add.s64 	%rd93, %rd6, %rd98;
+	.loc	1 60 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:60:20
+	mul.f32 	%f171, %f73, %f86;
+	mul.f32 	%f172, %f74, %f85;
+	.loc	1 61 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:61:20
+	fma.rn.f32 	%f173, %f83, %f76, %f172;
+	fma.rn.f32 	%f174, %f84, %f75, %f171;
+	.loc	1 63 46                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:63:46
+	cvt.rn.bf16x2.f32 	%r117, %f174, %f173;
+	.loc	1 60 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:60:20
+	mul.f32 	%f175, %f99, %f112;
+	mul.f32 	%f176, %f100, %f111;
+	.loc	1 61 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:61:20
+	fma.rn.f32 	%f177, %f109, %f102, %f176;
+	fma.rn.f32 	%f178, %f110, %f101, %f175;
+	.loc	1 63 46                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:63:46
+	cvt.rn.bf16x2.f32 	%r118, %f178, %f177;
+	.loc	1 60 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:60:20
+	mul.f32 	%f179, %f125, %f138;
+	mul.f32 	%f180, %f126, %f137;
+	.loc	1 61 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:61:20
+	fma.rn.f32 	%f181, %f135, %f128, %f180;
+	fma.rn.f32 	%f182, %f136, %f127, %f179;
+	.loc	1 63 46                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:63:46
+	cvt.rn.bf16x2.f32 	%r119, %f182, %f181;
+	.loc	1 60 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:60:20
+	mul.f32 	%f183, %f151, %f164;
+	mul.f32 	%f184, %f152, %f163;
+	.loc	1 61 20                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:61:20
+	fma.rn.f32 	%f185, %f161, %f154, %f184;
+	fma.rn.f32 	%f186, %f162, %f153, %f183;
+	.loc	1 63 46                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:63:46
+	cvt.rn.bf16x2.f32 	%r120, %f186, %f185;
+	// begin inline asm
+	@%p35 st.global.v4.b32 [ %rd93 + 0 ], { %r117, %r118, %r119, %r120 };
+	// end inline asm
+	.loc	1 63 4                          // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:63:4
+	ret;
+$L__BB0_1:
+	.loc	1 46 66                         // chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py:46:66
+	mov.u64 	%rd99, assertMessage_0;
+	cvta.global.u64 	%rd100, %rd99;
+	mov.u64 	%rd101, assertFile_0;
+	cvta.global.u64 	%rd102, %rd101;
+	mov.u64 	%rd103, assertFunc_0;
+	cvta.global.u64 	%rd104, %rd103;
+	{ // callseq 1, 0
+	.param .b64 param0;
+	st.param.b64 	[param0], %rd100;
+	.param .b64 param1;
+	st.param.b64 	[param1], %rd102;
+	.param .b32 param2;
+	st.param.b32 	[param2], 46;
+	.param .b64 param3;
+	st.param.b64 	[param3], %rd104;
+	.param .b64 param4;
+	st.param.b64 	[param4], 1;
+	call.uni 
+	__assertfail, 
+	(
+	param0, 
+	param1, 
+	param2, 
+	param3, 
+	param4
+	);
+	} // callseq 1
+	trap;
+$L__tmp1:
+$L__func_end0:
+                                        // -- End function
+}
+	.file	1 "/home/x/.cache/vllm/torch_compile_cache/90b45bce02/rank_0_0/inductor_cache/hu/chulalt5ius7mfkvl3unj7t2kxkb3va53c3prtnarmkyusrtuz7s.py"
+	.section	.debug_abbrev
+	{
+.b8 1                                   // Abbreviation Code
+.b8 17                                  // DW_TAG_compile_unit
+.b8 0                                   // DW_CHILDREN_no
+.b8 37                                  // DW_AT_producer
+.b8 8                                   // DW_FORM_string
+.b8 19                                  // DW_AT_language
+.b8 5                                   // DW_FORM_data2
+.b8 3                                   // DW_AT_name
+.b8 8                                   // DW_FORM_string
+.b8 16                                  // DW_AT_stmt_list
+.b8 6                                   // DW_FORM_data4
+.b8 27                                  // DW_AT_comp_dir
+.b8 8                                   // DW_FORM_string
+.b8 0                                   // EOM(1)
+.b8 0                                   // EOM(2)
+.b8 0                                   // EOM(3)
+	}
+	.section	.debug_info
+	{
+.b32 155                                // Length of Unit
+.b8 2                                   // DWARF version number
+.b8 0
+.b32 .debug_abbrev                      // Offset Into Abbrev. Section
+.b8 8                                   // Address Size (in bytes)
+.b8 1                                   // Abbrev [1] 0xb:0x94 DW_TAG_compile_unit
+.b8 116                                 // DW_AT_producer
+.b8 114
+.b8 105
+.b8 116
+.b8 111
+.b8 110
+.b8 0
+.b8 2                                   // DW_AT_language
+.b8 0
+.b8 99                                  // DW_AT_name
+.b8 104
+.b8 117
+.b8 108
+.b8 97
+.b8 108
+.b8 116
+.b8 53
+.b8 105
+.b8 117
+.b8 115
+.b8 55
+.b8 109
+.b8 102
+.b8 107
+.b8 118
+.b8 108
+.b8 51
+.b8 117
+.b8 110
+.b8 106
+.b8 55
+.b8 116
+.b8 50
+.b8 107
+.b8 120
+.b8 107
+.b8 98
+.b8 51
+.b8 118
+.b8 97
+.b8 53
+.b8 51
+.b8 99
+.b8 51
+.b8 112
+.b8 114
+.b8 116
+.b8 110
+.b8 97
+.b8 114
+.b8 109
+.b8 107
+.b8 121
+.b8 117
+.b8 115
+.b8 114
+.b8 116
+.b8 117
+.b8 122
+.b8 55
+.b8 115
+.b8 46
+.b8 112
+.b8 121
+.b8 0
+.b32 .debug_line                        // DW_AT_stmt_list
+.b8 47                                  // DW_AT_comp_dir
+.b8 104
+.b8 111
+.b8 109
+.b8 101
+.b8 47
+.b8 120
+.b8 47
+.b8 46
+.b8 99
+.b8 97
+.b8 99
+.b8 104
+.b8 101
+.b8 47
+.b8 118
+.b8 108
+.b8 108
+.b8 109
+.b8 47
+.b8 116
+.b8 111
+.b8 114
+.b8 99
+.b8 104
+.b8 95
+.b8 99
+.b8 111
+.b8 109
+.b8 112
+.b8 105
+.b8 108
+.b8 101
+.b8 95
+.b8 99
+.b8 97
+.b8 99
+.b8 104
+.b8 101
+.b8 47
+.b8 57
+.b8 48
+.b8 98
+.b8 52
+.b8 53
+.b8 98
+.b8 99
+.b8 101
+.b8 48
+.b8 50
+.b8 47
+.b8 114
+.b8 97
+.b8 110
+.b8 107
+.b8 95
+.b8 48
+.b8 95
+.b8 48
+.b8 47
+.b8 105
+.b8 110
+.b8 100
+.b8 117
+.b8 99
+.b8 116
+.b8 111
+.b8 114
+.b8 95
+.b8 99
+.b8 97
+.b8 99
+.b8 104
+.b8 101
+.b8 47
+.b8 104
+.b8 117
+.b8 0
+	}
+	.section	.debug_macinfo	{	}