OvertureMMXXI's picture
Add 511-case data manifest (testbench_verilator, issues, snapshots) (#2)
123e810
Raw
History Blame Contribute Delete
150 Bytes
PASS: op module arithmetic/bit operations verified
- testbench/Multimedia-Processing_Digital-Logic-Design_pr60/tb_op_verilator.sv:26: Verilog $finish