File size: 1,653 Bytes
660c0b5 |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 |
# Detailed routing loops instead of straight wire...
Tool: Detailed Routing
Subcategory: Routing pattern anomaly
## Conversation
### oharboe
I've been fixing some problems in mock-array in positioning of macros and pins not being aligned and now things are working well.
However, I found this curious thing when inspecting, a detailed routing loop :-)
I don't see any reason why a horizontal wire wouldn't work here...
Any ideas or insights?
The above can be found if creating a `flow/settings.mk` file:
```
export DESIGN_CONFIG?=designs/asap7/mock-array/config.mk
export MOCK_ARRAY_DATAWIDTH?=8
export MOCK_ARRAY_TABLE?=8 8 4 4 5 5
export MOCK_ARRAY_SCALE?=80
```
and running `make verilog` and `make`
Various interesting things can be seen in detailed routing:
- almost all the wires are vertical/horizontal between "Element" macros. The loop above is untypical, usually it's just a slight horizontal/vertical deviation.
- there are hold cells in the middle to the right
Hold cells have to be placed *outside* to the right of the array, hence many non-vertical vertical wires between those two elements.
### maliberty
@osamahammad21 any thoughts on the loop?
### oharboe
A feature request filed: https://github.com/The-OpenROAD-Project/OpenROAD/issues/3634
|