| |
| |
| |
| |
| |
|
|
| |
|
|
| #include "textflag.h" |
|
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
|
|
| |
| #define Rdata R0 |
| #define Rconst R1 |
| #define Ra R2 |
| #define Rb R3 |
| #define Rc R4 |
| #define Rd R5 |
| #define Re R6 |
| #define Rt0 R7 |
| #define Rt1 R8 |
| |
| |
| #define Rt2 R11 |
| #define Rctr R12 |
| #define Rw R14 |
|
|
| |
| |
| |
| |
| |
| |
| |
| #define p_end end-4(SP) |
| #define p_data data-8(SP) |
| #define w_buf buf-(8+4*80)(SP) |
| #define saved abcde-(8+4*80+4*5)(SP) |
| |
|
|
| |
| |
| #define LOAD(Re) \ |
| MOVBU 2(Rdata), Rt0 ; \ |
| MOVBU 3(Rdata), Rt1 ; \ |
| MOVBU 1(Rdata), Rt2 ; \ |
| ORR Rt0<<8, Rt1, Rt0 ; \ |
| MOVBU.P 4(Rdata), Rt1 ; \ |
| ORR Rt2<<16, Rt0, Rt0 ; \ |
| ORR Rt1<<24, Rt0, Rt0 ; \ |
| MOVW.P Rt0, 4(Rw) ; \ |
| ADD Rt0, Re, Re |
|
|
| |
| |
| |
| #define SHUFFLE(Re) \ |
| MOVW (-16*4)(Rw), Rt0 ; \ |
| MOVW (-14*4)(Rw), Rt1 ; \ |
| MOVW (-8*4)(Rw), Rt2 ; \ |
| EOR Rt0, Rt1, Rt0 ; \ |
| MOVW (-3*4)(Rw), Rt1 ; \ |
| EOR Rt2, Rt0, Rt0 ; \ |
| EOR Rt0, Rt1, Rt0 ; \ |
| MOVW Rt0@>(32-1), Rt0 ; \ |
| MOVW.P Rt0, 4(Rw) ; \ |
| ADD Rt0, Re, Re |
|
|
| |
| #define FUNC1(Ra, Rb, Rc, Rd, Re) \ |
| MVN Rb, Rt1 ; \ |
| AND Rb, Rc, Rt0 ; \ |
| AND Rd, Rt1, Rt1 ; \ |
| ORR Rt0, Rt1, Rt1 |
|
|
| |
| #define FUNC2(Ra, Rb, Rc, Rd, Re) \ |
| EOR Rb, Rc, Rt1 ; \ |
| EOR Rd, Rt1, Rt1 |
|
|
| |
| |
| #define FUNC3(Ra, Rb, Rc, Rd, Re) \ |
| ORR Rb, Rc, Rt0 ; \ |
| AND Rb, Rc, Rt1 ; \ |
| AND Rd, Rt0, Rt0 ; \ |
| ORR Rt0, Rt1, Rt1 |
|
|
| #define FUNC4 FUNC2 |
|
|
| |
| |
| |
| #define MIX(Ra, Rb, Rc, Rd, Re) \ |
| ADD Rt1, Re, Re ; \ |
| MOVW Rb@>(32-30), Rb ; \ |
| ADD Ra@>(32-5), Re, Re ; \ |
| ADD Rconst, Re, Re |
|
|
| #define ROUND1(Ra, Rb, Rc, Rd, Re) \ |
| LOAD(Re) ; \ |
| FUNC1(Ra, Rb, Rc, Rd, Re) ; \ |
| MIX(Ra, Rb, Rc, Rd, Re) |
|
|
| #define ROUND1x(Ra, Rb, Rc, Rd, Re) \ |
| SHUFFLE(Re) ; \ |
| FUNC1(Ra, Rb, Rc, Rd, Re) ; \ |
| MIX(Ra, Rb, Rc, Rd, Re) |
|
|
| #define ROUND2(Ra, Rb, Rc, Rd, Re) \ |
| SHUFFLE(Re) ; \ |
| FUNC2(Ra, Rb, Rc, Rd, Re) ; \ |
| MIX(Ra, Rb, Rc, Rd, Re) |
|
|
| #define ROUND3(Ra, Rb, Rc, Rd, Re) \ |
| SHUFFLE(Re) ; \ |
| FUNC3(Ra, Rb, Rc, Rd, Re) ; \ |
| MIX(Ra, Rb, Rc, Rd, Re) |
|
|
| #define ROUND4(Ra, Rb, Rc, Rd, Re) \ |
| SHUFFLE(Re) ; \ |
| FUNC4(Ra, Rb, Rc, Rd, Re) ; \ |
| MIX(Ra, Rb, Rc, Rd, Re) |
|
|
|
|
| |
| TEXT ·block(SB), 0, $352-16 |
| MOVW p+4(FP), Rdata |
| MOVW p_len+8(FP), Rt0 |
| ADD Rdata, Rt0 |
| MOVW Rt0, p_end |
|
|
| |
| MOVW dig+0(FP), Rt0 |
| MOVM.IA (Rt0), [Ra,Rb,Rc,Rd,Re] |
|
|
| loop: |
| |
| MOVM.IB [Ra,Rb,Rc,Rd,Re], (R13) |
|
|
| MOVW $w_buf, Rw |
| MOVW $0x5A827999, Rconst |
| MOVW $3, Rctr |
| loop1: ROUND1(Ra, Rb, Rc, Rd, Re) |
| ROUND1(Re, Ra, Rb, Rc, Rd) |
| ROUND1(Rd, Re, Ra, Rb, Rc) |
| ROUND1(Rc, Rd, Re, Ra, Rb) |
| ROUND1(Rb, Rc, Rd, Re, Ra) |
| SUB.S $1, Rctr |
| BNE loop1 |
| |
| ROUND1(Ra, Rb, Rc, Rd, Re) |
| ROUND1x(Re, Ra, Rb, Rc, Rd) |
| ROUND1x(Rd, Re, Ra, Rb, Rc) |
| ROUND1x(Rc, Rd, Re, Ra, Rb) |
| ROUND1x(Rb, Rc, Rd, Re, Ra) |
| |
| MOVW $0x6ED9EBA1, Rconst |
| MOVW $4, Rctr |
| loop2: ROUND2(Ra, Rb, Rc, Rd, Re) |
| ROUND2(Re, Ra, Rb, Rc, Rd) |
| ROUND2(Rd, Re, Ra, Rb, Rc) |
| ROUND2(Rc, Rd, Re, Ra, Rb) |
| ROUND2(Rb, Rc, Rd, Re, Ra) |
| SUB.S $1, Rctr |
| BNE loop2 |
| |
| MOVW $0x8F1BBCDC, Rconst |
| MOVW $4, Rctr |
| loop3: ROUND3(Ra, Rb, Rc, Rd, Re) |
| ROUND3(Re, Ra, Rb, Rc, Rd) |
| ROUND3(Rd, Re, Ra, Rb, Rc) |
| ROUND3(Rc, Rd, Re, Ra, Rb) |
| ROUND3(Rb, Rc, Rd, Re, Ra) |
| SUB.S $1, Rctr |
| BNE loop3 |
| |
| MOVW $0xCA62C1D6, Rconst |
| MOVW $4, Rctr |
| loop4: ROUND4(Ra, Rb, Rc, Rd, Re) |
| ROUND4(Re, Ra, Rb, Rc, Rd) |
| ROUND4(Rd, Re, Ra, Rb, Rc) |
| ROUND4(Rc, Rd, Re, Ra, Rb) |
| ROUND4(Rb, Rc, Rd, Re, Ra) |
| SUB.S $1, Rctr |
| BNE loop4 |
| |
| // Accumulate - restoring registers from SP+4 |
| MOVM.IB (R13), [Rt0,Rt1,Rt2,Rctr,Rw] |
| ADD Rt0, Ra |
| ADD Rt1, Rb |
| ADD Rt2, Rc |
| ADD Rctr, Rd |
| ADD Rw, Re |
| |
| MOVW p_end, Rt0 |
| CMP Rt0, Rdata |
| BLO loop |
| |
| // Save final SHA-1 accumulator |
| MOVW dig+0(FP), Rt0 |
| MOVM.IA [Ra,Rb,Rc,Rd,Re], (Rt0) |
| |
| RET |
| |