File size: 293,867 Bytes
dd39c41 | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 | /* -*- Mode: c -*- */
####################################################################################################
Core 0
####################################################################################################
Cumulative: Cycles: 3811146 Instructions: 9968027 IPC: 2.61549
Periodic: Cycles: 3811146 Instructions: 9968027 IPC: 2.61549
ICACHE_MISS 18590 2.537% 18590 2.537%
ICACHE_HIT 714065 97.463% 714065 97.463%
732655 100.000% 732655 100.000%
0.97 0.96 0.97 0.96
ICACHE_MISS_ONPATH 16705 89.860% 16705 89.860%
ICACHE_MISS_OFFPATH 1885 10.140% 1885 10.140%
18590 100.000% 18590 100.000%
0.10 0.29 0.10 0.29
ICACHE_MISS_NOT_PREFETCHED 124 0.670% 124 0.670%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH 0 0.000% 0 0.000%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP 0 0.000% 0 0.000%
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH 2422 13.077% 2422 13.077%
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH 15975 86.253% 15975 86.253%
18521 100.000% 18521 100.000%
3.84 3.58 3.84 3.58
ICACHE_HIT_ONPATH 614895 86.112% 614895 86.112%
ICACHE_HIT_OFFPATH 99170 13.888% 99170 13.888%
714065 100.000% 714065 100.000%
0.14 0.33 0.14 0.33
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH 0 -nan% 0 -nan%
ICACHE_HIT_ONPATH_SAT_BY_ONPATH 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH 0 -nan% 0 -nan%
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
ICACHE_HIT_BY_FDIP_ONPATH 0 -nan% 0 -nan%
ICACHE_HIT_BY_FDIP_OFFPATH 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH 14003 76.116% 14003 76.116%
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH 4394 23.884% 4394 23.884%
18397 100.000% 18397 100.000%
0.24 0.39 0.24 0.39
ICACHE_HIT_ONPATH_BY_FDIP 0 0.000% 0 0.000%
ICACHE_HIT_OFFPATH_BY_FDIP 0 0.000% 0 0.000%
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP 16581 89.193% 16581 89.193%
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP 1816 9.769% 1816 9.769%
ICACHE_MISS_TOO_EARLY_ONPATH 0 0.000% 0 0.000%
ICACHE_MISS_TOO_EARLY_OFFPATH 0 0.000% 0 0.000%
ICACHE_MISS_NOT_PREFETCHED_ONPATH 124 0.667% 124 0.667%
ICACHE_MISS_NOT_PREFETCHED_OFFPATH 69 0.371% 69 0.371%
18590 100.000% 18590 100.000%
2.14 0.54 2.14 0.54
ICACHE_MISS_MEM_REQ_FAIL_ON_PATH 174 58.389% 174 58.389%
ICACHE_MISS_MEM_REQ_SUCCESS_ON_PATH 124 41.611% 124 41.611%
298 100.000% 298 100.000%
0.42 0.46 0.42 0.46
ICACHE_UNIQUE_MISSED_LINES 16581 16581
ICACHE_UNIQUE_HIT_LINES 0 0
ICACHE_OVERTAKE_FDIP 0 0
FT_UOP_CACHE_HIT_ON_PATH 984826 60.926% 984826 60.926%
FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH 614895 38.040% 614895 38.040%
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH 16705 1.033% 16705 1.033%
1616426 100.000% 1616426 100.000%
0.40 0.41 0.40 0.41
FT_UOP_CACHE_HIT_OFF_PATH 339964 77.086% 339964 77.086%
FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH 99170 22.487% 99170 22.487%
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH 1885 0.427% 1885 0.427%
441019 100.000% 441019 100.000%
0.23 0.38 0.23 0.38
UOPS_SERVED_BY_ICACHE_ON_PATH 4951552 38.609% 4951552 38.609%
UOPS_SERVED_BY_UOP_CACHE_ON_PATH 7873376 61.391% 7873376 61.391%
12824928 100.000% 12824928 100.000%
0.61 0.57 0.61 0.57
UOPS_SERVED_BY_ICACHE_OFF_PATH 1003506 26.492% 1003506 26.492%
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH 2784388 73.508% 2784388 73.508%
3787894 100.000% 3787894 100.000%
0.74 0.67 0.74 0.67
UOP_CACHE_FT_INSERTED_ONPATH_USED_ONPATH 176924 176924
UOP_CACHE_FT_INSERTED_OFFPATH_USED_ONPATH 40654 40654
UOP_CACHE_LINE_INSERTED_ONPATH_USED_ONPATH 281685 281685
UOP_CACHE_LINE_INSERTED_OFFPATH_USED_ONPATH 61372 61372
UOP_CACHE_PREFETCH 0 0
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH 0 0.000% 0 0.000%
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH 0 0.000% 0 0.000%
UOP_CACHE_FT_SHORT_REUSE_CONFLICTED_ON_PATH 40127 6.359% 40127 6.359%
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH 590913 93.641% 590913 93.641%
631040 100.000% 631040 100.000%
2.94 2.85 2.94 2.85
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH 0 0.000% 0 0.000%
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH 0 0.000% 0 0.000%
UOP_CACHE_FT_SHORT_REUSE_CONFLICTED_OFF_PATH 5203 6.476% 5203 6.476%
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH 75143 93.524% 75143 93.524%
80346 100.000% 80346 100.000%
2.94 2.85 2.94 2.85
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH 0 0.000% 0 0.000%
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH 0 0.000% 0 0.000%
UOP_CACHE_LINE_SHORT_REUSE_CONFLICTED_ON_PATH 60524 6.221% 60524 6.221%
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH 912445 93.779% 912445 93.779%
972969 100.000% 972969 100.000%
2.94 2.86 2.94 2.86
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH 0 0.000% 0 0.000%
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH 0 0.000% 0 0.000%
UOP_CACHE_LINE_SHORT_REUSE_CONFLICTED_OFF_PATH 6969 5.151% 6969 5.151%
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH 128315 94.849% 128315 94.849%
135284 100.000% 135284 100.000%
2.95 2.88 2.95 2.88
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED 0 -nan% 0 -nan%
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED 0 -nan% 0 -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED 0 -nan% 0 -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
UOP_CACHE_FT_LINES_1_ON_PATH 381147 60.400% 381147 60.400%
UOP_CACHE_FT_LINES_2_ON_PATH 169764 26.902% 169764 26.902%
UOP_CACHE_FT_LINES_3_ON_PATH 68668 10.882% 68668 10.882%
UOP_CACHE_FT_LINES_4_ON_PATH 11015 1.746% 11015 1.746%
UOP_CACHE_FT_LINES_5_ON_PATH 446 0.071% 446 0.071%
UOP_CACHE_FT_LINES_6_ON_PATH 0 0.000% 0 0.000%
UOP_CACHE_FT_LINES_7_ON_PATH 0 0.000% 0 0.000%
UOP_CACHE_FT_LINES_8_ON_PATH 0 0.000% 0 0.000%
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH 0 0.000% 0 0.000%
631040 100.000% 631040 100.000%
0.54 0.63 0.54 0.63
UOP_CACHE_FT_LINES_1_OFF_PATH 44260 55.087% 44260 55.087%
UOP_CACHE_FT_LINES_2_OFF_PATH 19264 23.976% 19264 23.976%
UOP_CACHE_FT_LINES_3_OFF_PATH 14831 18.459% 14831 18.459%
UOP_CACHE_FT_LINES_4_OFF_PATH 1952 2.429% 1952 2.429%
UOP_CACHE_FT_LINES_5_OFF_PATH 39 0.049% 39 0.049%
UOP_CACHE_FT_LINES_6_OFF_PATH 0 0.000% 0 0.000%
UOP_CACHE_FT_LINES_7_OFF_PATH 0 0.000% 0 0.000%
UOP_CACHE_FT_LINES_8_OFF_PATH 0 0.000% 0 0.000%
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH 0 0.000% 0 0.000%
80346 100.000% 80346 100.000%
0.68 0.69 0.68 0.69
UOP_CACHE_PREFETCH_PW_LENGTH_1 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_2 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_3 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_4 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_5 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_6 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_7 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_8 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_9 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_10 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_11 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_12 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_13 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_14 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_15 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_16 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_17 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_18 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_19 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_20 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_21 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_22 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_23 0 -nan% 0 -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_24 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DCACHE_MISS 172029 3.863% 172029 3.863%
DCACHE_ST_BUFFER_HIT 7652 0.172% 7652 0.172%
DCACHE_HIT 4274135 95.966% 4274135 95.966%
4453816 100.000% 4453816 100.000%
1.92 1.88 1.92 1.88
DCACHE_MISS_ONPATH 172029 97.222% 172029 97.222%
DCACHE_MISS_OFFPATH 4915 2.778% 4915 2.778%
176944 100.000% 176944 100.000%
0.03 0.16 0.03 0.16
DCACHE_ST_BUFFER_HIT_ONPATH 7652 97.577% 7652 97.577%
DCACHE_ST_BUFFER_HIT_OFFPATH 190 2.423% 190 2.423%
7842 100.000% 7842 100.000%
0.02 0.15 0.02 0.15
DCACHE_HIT_ONPATH 4274135 94.037% 4274135 94.037%
DCACHE_HIT_OFFPATH 271044 5.963% 271044 5.963%
4545179 100.000% 4545179 100.000%
0.06 0.23 0.06 0.23
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH 717 0.017% 717 0.017%
DCACHE_HIT_ONPATH_SAT_BY_ONPATH 4273418 99.983% 4273418 99.983%
4274135 100.000% 4274135 100.000%
1.00 1.00 1.00 1.00
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH 1220 0.450% 1220 0.450%
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH 269824 99.550% 269824 99.550%
271044 100.000% 271044 100.000%
1.00 0.99 1.00 0.99
DCACHE_MISS_LD 123745 71.933% 123745 71.933%
DCACHE_MISS_ST 48284 28.067% 48284 28.067%
172029 100.000% 172029 100.000%
0.28 0.41 0.28 0.41
DCACHE_MISS_LD_ONPATH 123745 97.220% 123745 97.220%
DCACHE_MISS_LD_OFFPATH 3538 2.780% 3538 2.780%
127283 100.000% 127283 100.000%
0.03 0.16 0.03 0.16
DCACHE_MISS_ST_ONPATH 48284 97.227% 48284 97.227%
DCACHE_MISS_ST_OFFPATH 1377 2.773% 1377 2.773%
49661 100.000% 49661 100.000%
0.03 0.16 0.03 0.16
DCACHE_MISS_WAITMEM 2355 2355
MEM_REQ_ROW_BUFFER_HITS 0 -nan% 0 -nan%
MEM_REQ_ROW_BUFFER_MISSES 0 -nan% 0 -nan%
MEM_REQ_ROW_BUFFER_CONFLICTS 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
SHADOW_ROW_BUFFER_HITS 0 0
SHADOW_ROW_HIT_STALL_TIME 0 0
CHANNEL0_BUS_BUSY_CYCLES 0 -nan% 0 -nan%
CHANNEL1_BUS_BUSY_CYCLES 0 -nan% 0 -nan%
CHANNEL2_BUS_BUSY_CYCLES 0 -nan% 0 -nan%
CHANNEL3_BUS_BUSY_CYCLES 0 -nan% 0 -nan%
CHANNEL4_BUS_BUSY_CYCLES 0 -nan% 0 -nan%
CHANNEL5_BUS_BUSY_CYCLES 0 -nan% 0 -nan%
CHANNEL6_BUS_BUSY_CYCLES 0 -nan% 0 -nan%
CHANNEL7_BUS_BUSY_CYCLES 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CHANNEL_IDLE_DESPITE_READY_CMD 0 0
MEM_NUM_TOTAL_BUS_CYCLES 0 0
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE 0 -nan 0 -nan
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE 0 -nan 0 -nan
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES 0 -nan% 0 -nan%
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES 0 -nan% 0 -nan%
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES 0 -nan% 0 -nan%
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES 0 -nan% 0 -nan%
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES 0 -nan% 0 -nan%
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES 0 -nan% 0 -nan%
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES 0 -nan% 0 -nan%
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE 0 -nan 0 -nan
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE 0 -nan 0 -nan
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE 0 -nan 0 -nan
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE 0 -nan 0 -nan
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE 0 -nan 0 -nan
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE 0 -nan 0 -nan
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE 0 -nan 0 -nan
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE 0 -nan 0 -nan
RAMULATOR_QUEUE_ENQUEUED 0 0
RAMULATOR_QUEUE_FULL 0 0
BUS_DEMAND_ACCESS 10345 10345
BUS_PREF_ACCESS 11205 11205
BUS_ACCESS 0 0
L1_DEMAND_ACCESS 31057 31057
L1_PREF_ACCESS 29299 29299
L1_ACCESS 47776 47776
MLC_DEMAND_ACCESS 77820 77820
MLC_PREF_ACCESS 287138 287138
MLC_ACCESS 364958 364958
L1_HIT 7214 57.763% 7214 57.763%
L1_MISS 5275 42.237% 5275 42.237%
12489 100.000% 12489 100.000%
0.42 0.47 0.42 0.47
L1_HIT_ALL 8613 28.555% 8613 28.555%
L1_MISS_ALL 21550 71.445% 21550 71.445%
30163 100.000% 30163 100.000%
0.71 0.65 0.71 0.65
L1_DEMAND_MISS 5055 23.457% 5055 23.457%
L1_PREF_REQ_MISS 11205 51.995% 11205 51.995%
L1_WB_MISS 5290 24.548% 5290 24.548%
21550 100.000% 21550 100.000%
1.01 0.70 1.01 0.70
L1_DEMAND_HIT 7213 83.746% 7213 83.746%
L1_PREF_REQ_HIT 768 8.917% 768 8.917%
L1_WB_HIT 632 7.338% 632 7.338%
8613 100.000% 8613 100.000%
0.24 0.53 0.24 0.53
L1_MISS_ONPATH 5228 99.109% 5228 99.109%
L1_MISS_OFFPATH 47 0.891% 47 0.891%
5275 100.000% 5275 100.000%
0.01 0.09 0.01 0.09
L1_MISS_ALL_ONPATH 16265 75.476% 16265 75.476%
L1_MISS_ALL_OFFPATH 5285 24.524% 5285 24.524%
21550 100.000% 21550 100.000%
0.25 0.39 0.25 0.39
L1_HIT_ONPATH 7213 99.986% 7213 99.986%
L1_HIT_OFFPATH 1 0.014% 1 0.014%
7214 100.000% 7214 100.000%
0.00 0.01 0.00 0.01
L1_HIT_ALL_ONPATH 8588 99.710% 8588 99.710%
L1_HIT_ALL_OFFPATH 25 0.290% 25 0.290%
8613 100.000% 8613 100.000%
0.00 0.05 0.00 0.05
L1_HIT_ONPATH_SAT_BY_OFFPATH 3 0.035% 3 0.035%
L1_HIT_ONPATH_SAT_BY_ONPATH 8585 99.965% 8585 99.965%
8588 100.000% 8588 100.000%
1.00 1.00 1.00 1.00
L1_HIT_OFFPATH_SAT_BY_OFFPATH 24 96.000% 24 96.000%
L1_HIT_OFFPATH_SAT_BY_ONPATH 1 4.000% 1 4.000%
25 100.000% 25 100.000%
0.04 0.20 0.04 0.20
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH 2 66.667% 2 66.667%
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH 1 33.333% 1 33.333%
3 100.000% 3 100.000%
0.33 0.53 0.33 0.53
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH 0 0.000% 0 0.000%
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH 7210 100.000% 7210 100.000%
7210 100.000% 7210 100.000%
1.00 1.00 1.00 1.00
L1_FILL_OFFPATH_IFETCH 28 28
L1_FILL_OFFPATH_DATA 10 10
L1_FILL_OFFPATH 5276 5276
L1_USE_OFFPATH_IFETCH 2 0.0714 2 0.0714
L1_USE_OFFPATH_DATA 10 1.0000 10 1.0000
L1_USE_OFFPATH 13 0.0025 13 0.0025
JUST_L1_USE_OFFPATH 5 0.0009 5 0.0009
L1_FILL_ONPATH_IFETCH 245 245
L1_FILL_ONPATH_DATA 5814 5814
L1_FILL_ONPATH 6111 6111
L1_USE_ONPATH_IFETCH 1 0.0041 1 0.0041
L1_USE_ONPATH_DATA 7210 1.2401 7210 1.2401
L1_USE_ONPATH 8585 1.4048 8585 1.4048
L1_CYCLE 3811146 3811146
L1_LINES 54538501009 14310.2628 54538501009 14310.2628
MLC_HIT 63767 83.881% 63767 83.881%
MLC_MISS 12254 16.119% 12254 16.119%
76021 100.000% 76021 100.000%
0.16 0.34 0.16 0.34
MLC_HIT_ALL 346530 95.171% 346530 95.171%
MLC_MISS_ALL 17584 4.829% 17584 4.829%
364114 100.000% 364114 100.000%
0.05 0.21 0.05 0.21
MLC_DEMAND_MISS 12254 69.688% 12254 69.688%
MLC_PREF_REQ_MISS 0 0.000% 0 0.000%
MLC_WB_MISS 5330 30.312% 5330 30.312%
17584 100.000% 17584 100.000%
0.61 0.84 0.61 0.84
MLC_DEMAND_HIT 63767 18.402% 63767 18.402%
MLC_PREF_REQ_HIT 0 0.000% 0 0.000%
MLC_WB_HIT 282763 81.598% 282763 81.598%
346530 100.000% 346530 100.000%
1.63 1.51 1.63 1.51
MLC_MISS_ONPATH 12188 99.461% 12188 99.461%
MLC_MISS_OFFPATH 66 0.539% 66 0.539%
12254 100.000% 12254 100.000%
0.01 0.07 0.01 0.07
MLC_MISS_ALL_ONPATH 12244 69.631% 12244 69.631%
MLC_MISS_ALL_OFFPATH 5340 30.369% 5340 30.369%
17584 100.000% 17584 100.000%
0.30 0.42 0.30 0.42
MLC_HIT_ONPATH 61094 95.808% 61094 95.808%
MLC_HIT_OFFPATH 2673 4.192% 2673 4.192%
63767 100.000% 63767 100.000%
0.04 0.20 0.04 0.20
MLC_HIT_ALL_ONPATH 179697 51.856% 179697 51.856%
MLC_HIT_ALL_OFFPATH 166833 48.144% 166833 48.144%
346530 100.000% 346530 100.000%
0.48 0.49 0.48 0.49
L1_QUEUE_OCCUPANCY 1128641 0.2961 1128641 0.2961
MLC_QUEUE_OCCUPANCY 1098478 0.2882 1098478 0.2882
DCACHE_FILL_PORT_UNAVAILABLE_ONPATH 1382 1382
DCACHE_FILL_PORT_UNAVAILABLE_OFFPATH 143 143
DCACHE_READ_PORT_UNAVAILABLE_ONPATH 403383 403383
DCACHE_READ_PORT_UNAVAILABLE_OFFPATH 28258 28258
DCACHE_FILL_OFFPATH 1747 1747
DCACHE_USE_OFFPATH 717 0.4104 717 0.4104
DCACHE_FILL_ONPATH 57781 57781
DCACHE_USE_ONPATH 4273418 73.9589 4273418 73.9589
ICACHE_FILL_OFFPATH 170382 170382
ICACHE_USE_OFFPATH 0 0.0000 0 0.0000
ICACHE_FILL_ONPATH 116293 116293
ICACHE_USE_ONPATH 0 0.0000 0 0.0000
REQBUF_CREATE_ONPATH 202756 202756
REQBUF_ONPATH_MATCH_OFFPATH 139 0.0007 139 0.0007
REQBUF_CREATE_ONPATH_DATA 56697 56697
REQBUF_ONPATH_MATCH_OFFPATH_DATA 41 0.0007 41 0.0007
REQBUF_CREATE_ONPATH_IFETCH 124 124
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH 98 0.7903 98 0.7903
REQBUF_CREATE_OFFPATH 173938 173938
ONPATH_KICKED_OUT_OFFPATH 0 0
ONPATH_KICKED_OUT_PREFETCH 0 0
DIST_ICACHE_FILL_OFFPATH_USED 0 0.000% 0 0.000%
DIST_ICACHE_FILL_OFFPATH_NOTUSED 0 0.000% 0 0.000%
DIST_ICACHE_FILL_ONPATH_PARTIAL 98 0.084% 98 0.084%
DIST_ICACHE_FILL_ONPATH 116195 99.916% 116195 99.916%
116293 100.000% 116293 100.000%
3.00 3.00 3.00 3.00
DIST_DCACHE_FILL_OFFPATH_USED 717 1.226% 717 1.226%
DIST_DCACHE_FILL_OFFPATH_NOTUSED 0 0.000% 0 0.000%
DIST_DCACHE_FILL_ONPATH_PARTIAL 41 0.070% 41 0.070%
DIST_DCACHE_FILL_ONPATH 57740 98.704% 57740 98.704%
58498 100.000% 58498 100.000%
2.96 2.94 2.96 2.94
DIST_L1_FILL_OFFPATH_USED 13 0.212% 13 0.212%
DIST_L1_FILL_OFFPATH_NOTUSED 0 0.000% 0 0.000%
DIST_L1_FILL_ONPATH_PARTIAL 49 0.800% 49 0.800%
DIST_L1_FILL_ONPATH 6062 98.988% 6062 98.988%
6124 100.000% 6124 100.000%
2.99 2.97 2.99 2.97
DIST_JUST_L1_FILL_OFFPATH_USED 0 -nan% 0 -nan%
DIST_JUST_L1_FILL_OFFPATH_NOTUSED 0 -nan% 0 -nan%
DIST_JUST_L1_FILL_ONPATH_PARTIAL 0 -nan% 0 -nan%
DIST_JUST_L1_FILL_ONPATH 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DIST_REQBUF_OFFPATH_USED 859 0.467% 859 0.467%
DIST_REQBUF_OFFPATH_NOTUSED 0 0.000% 0 0.000%
DIST_REQBUF_ONPATH 183195 99.533% 183195 99.533%
184054 100.000% 184054 100.000%
1.99 1.99 1.99 1.99
DIST2_REQBUF_OFFPATH_USED_PARTIAL 139 0.076% 139 0.076%
DIST2_REQBUF_OFFPATH_USED_FULL 720 0.391% 720 0.391%
DIST2_REQBUF_OFFPATH_NOTUSED 0 0.000% 0 0.000%
DIST2_REQBUF_ONPATH 183195 99.533% 183195 99.533%
184054 100.000% 184054 100.000%
2.99 2.99 2.99 2.99
DIST_ICACHE_FILL 286675 286675
DIST_DCACHE_FILL 59528 59528
DIST_L1_FILL 11387 11387
DIST_USED_OFFPATH_ICACHE 0 -nan% 0 -nan%
DIST_NOTUSED_OFFPATH_ICACHE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DIST_USED_OFFPATH_DCACHE 0 -nan% 0 -nan%
DIST_NOTUSED_OFFPATH_DCACHE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DIST_USED_OFFPATH_L1 0 -nan% 0 -nan%
DIST_NOTUSED_OFFPATH_L1 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DIST_USED_OFFPATH_JUST_L1 0 -nan% 0 -nan%
DIST_NOTUSED_OFFPATH_JUST_L1 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DIST_OFFPATH_ICACHE_FULL 0 -nan% 0 -nan%
DIST_OFFPATH_ICACHE_PARTIAL 0 -nan% 0 -nan%
DIST_OFFPATH_ICACHE_NOTUSED 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DIST_OFFPATH_DCACHE_FULL 0 -nan% 0 -nan%
DIST_OFFPATH_DCACHE_PARTIAL 0 -nan% 0 -nan%
DIST_OFFPATH_DCACHE_NOTUSED 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DIST_OFFPATH_L1_FULL 0 -nan% 0 -nan%
DIST_OFFPATH_L1_PARTIAL 0 -nan% 0 -nan%
DIST_OFFPATH_L1_NOTUSED 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DIST_OFFPATH_JUST_L1_FULL 0 -nan% 0 -nan%
DIST_OFFPATH_JUST_L1_PARTIAL 0 -nan% 0 -nan%
DIST_OFFPATH_JUST_L1_NOTUSED 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MLC_MISS_ONPATH_IFETCH 234 1.911% 234 1.911%
MLC_MISS_ONPATH_DFETCH 5229 42.707% 5229 42.707%
MLC_MISS_ONPATH_DSTORE 6725 54.925% 6725 54.925%
MLC_MISS_ONPATH_IPRF 0 0.000% 0 0.000%
MLC_MISS_ONPATH_DPRF 0 0.000% 0 0.000%
MLC_MISS_ONPATH_WB 55 0.449% 55 0.449%
MLC_MISS_ONPATH_WB_NODIRTY 1 0.008% 1 0.008%
12244 100.000% 12244 100.000%
1.55 0.54 1.55 0.54
MLC_MISS_OFFPATH_IFETCH 29 0.543% 29 0.543%
MLC_MISS_OFFPATH_DFETCH 32 0.599% 32 0.599%
MLC_MISS_OFFPATH_DSTORE 5 0.094% 5 0.094%
MLC_MISS_OFFPATH_IPRF 0 0.000% 0 0.000%
MLC_MISS_OFFPATH_DPRF 0 0.000% 0 0.000%
MLC_MISS_OFFPATH_WB 5274 98.764% 5274 98.764%
MLC_MISS_OFFPATH_WB_NODIRTY 0 0.000% 0 0.000%
5340 100.000% 5340 100.000%
4.95 0.32 4.95 0.32
MLC_HIT_ONPATH_IFETCH 16337 9.091% 16337 9.091%
MLC_HIT_ONPATH_DFETCH 40219 22.382% 40219 22.382%
MLC_HIT_ONPATH_DSTORE 4538 2.525% 4538 2.525%
MLC_HIT_ONPATH_IPRF 0 0.000% 0 0.000%
MLC_HIT_ONPATH_DPRF 0 0.000% 0 0.000%
MLC_HIT_ONPATH_WB 99650 55.454% 99650 55.454%
MLC_HIT_ONPATH_WB_NODIRTY 18953 10.547% 18953 10.547%
179697 100.000% 179697 100.000%
3.68 2.15 3.68 2.15
MLC_HIT_OFFPATH_IFETCH 936 0.561% 936 0.561%
MLC_HIT_OFFPATH_DFETCH 1349 0.809% 1349 0.809%
MLC_HIT_OFFPATH_DSTORE 388 0.233% 388 0.233%
MLC_HIT_OFFPATH_IPRF 0 0.000% 0 0.000%
MLC_HIT_OFFPATH_DPRF 0 0.000% 0 0.000%
MLC_HIT_OFFPATH_WB 164160 98.398% 164160 98.398%
MLC_HIT_OFFPATH_WB_NODIRTY 0 0.000% 0 0.000%
166833 100.000% 166833 100.000%
4.93 0.39 4.93 0.39
L1_MISS_ONPATH_IFETCH 241 1.482% 241 1.482%
L1_MISS_ONPATH_DFETCH 3200 19.674% 3200 19.674%
L1_MISS_ONPATH_DSTORE 1787 10.987% 1787 10.987%
L1_MISS_ONPATH_IPRF 0 0.000% 0 0.000%
L1_MISS_ONPATH_DPRF 0 0.000% 0 0.000%
L1_MISS_ONPATH_WB 52 0.320% 52 0.320%
L1_MISS_ONPATH_WB_NODIRTY 10985 67.538% 10985 67.538%
16265 100.000% 16265 100.000%
4.48 4.27 4.48 4.27
L1_MISS_OFFPATH_IFETCH 32 0.605% 32 0.605%
L1_MISS_OFFPATH_DFETCH 13 0.246% 13 0.246%
L1_MISS_OFFPATH_DSTORE 2 0.038% 2 0.038%
L1_MISS_OFFPATH_IPRF 0 0.000% 0 0.000%
L1_MISS_OFFPATH_DPRF 0 0.000% 0 0.000%
L1_MISS_OFFPATH_WB 5238 99.111% 5238 99.111%
L1_MISS_OFFPATH_WB_NODIRTY 0 0.000% 0 0.000%
5285 100.000% 5285 100.000%
4.96 0.21 4.96 0.21
L1_HIT_ONPATH_IFETCH 3 0.035% 3 0.035%
L1_HIT_ONPATH_DFETCH 2146 24.988% 2146 24.988%
L1_HIT_ONPATH_DSTORE 5064 58.966% 5064 58.966%
L1_HIT_ONPATH_IPRF 0 0.000% 0 0.000%
L1_HIT_ONPATH_DPRF 0 0.000% 0 0.000%
L1_HIT_ONPATH_WB 1 0.012% 1 0.012%
L1_HIT_ONPATH_WB_NODIRTY 1374 15.999% 1374 15.999%
8588 100.000% 8588 100.000%
2.39 1.89 2.39 1.89
L1_HIT_OFFPATH_IFETCH 1 4.000% 1 4.000%
L1_HIT_OFFPATH_DFETCH 0 0.000% 0 0.000%
L1_HIT_OFFPATH_DSTORE 0 0.000% 0 0.000%
L1_HIT_OFFPATH_IPRF 0 0.000% 0 0.000%
L1_HIT_OFFPATH_DPRF 0 0.000% 0 0.000%
L1_HIT_OFFPATH_WB 24 96.000% 24 96.000%
L1_HIT_OFFPATH_WB_NODIRTY 0 0.000% 0 0.000%
25 100.000% 25 100.000%
4.80 0.20 4.80 0.20
DRAM_CYCLES 0 0
DRAM_UNBLOCK_CYCLES 0 -nan 0 -nan
DRAM_UNBLOCK_PERIODS 0 0
MEM_REQ_BUFFER_FULL 17207 17207
MEM_REQ_BUFFER_FULL_DENIED_DEMAND 2619 2619
CORE_MEM_BLOCKED 2228 2228
MEM_REQ_BUFFER_FULL_DENIED_IFETCH 264 8.998% 264 8.998%
MEM_REQ_BUFFER_FULL_DENIED_DFETCH 926 31.561% 926 31.561%
MEM_REQ_BUFFER_FULL_DENIED_DSTORE 1429 48.705% 1429 48.705%
MEM_REQ_BUFFER_FULL_DENIED_IPRF 0 0.000% 0 0.000%
MEM_REQ_BUFFER_FULL_DENIED_DPRF 0 0.000% 0 0.000%
MEM_REQ_BUFFER_FULL_DENIED_WB 315 10.736% 315 10.736%
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY 0 0.000% 0 0.000%
2934 100.000% 2934 100.000%
1.83 1.15 1.83 1.15
MEM_QUEUE_FULL 14271 14271
MEM_REQ_BUFFER_MISS 376696 54.261% 376696 54.261%
MEM_REQ_BUFFER_HIT 317535 45.739% 317535 45.739%
694231 100.000% 694231 100.000%
0.46 0.48 0.46 0.48
MEM_REQ_FDIP_BUFFER_HIT 198194 198194
MEM_REQ_FDIP_CYCLE_DELTA 2112996 2112996
MEM_REQ_DEMAND_ICACHE_BUFFER_HIT 131 131
MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA 6925 6925
MEM_REQ_IFETCH 191 0.051% 191 0.051%
MEM_REQ_DFETCH 46829 12.432% 46829 12.432%
MEM_REQ_DSTORE 11656 3.094% 11656 3.094%
MEM_REQ_IPRF 0 0.000% 0 0.000%
MEM_REQ_DPRF 0 0.000% 0 0.000%
MEM_REQ_WB 286484 76.052% 286484 76.052%
MEM_REQ_WB_NODIRTY 31534 8.371% 31534 8.371%
376694 100.000% 376694 100.000%
4.49 1.95 4.49 1.95
LD_NO_FORWARD 1966461 63.729% 1966461 63.729%
FORWARDED_LD 1119179 36.271% 1119179 36.271%
3085640 100.000% 3085640 100.000%
0.36 0.44 0.36 0.44
WRONGPATH_L1Q_REMOVALS 0 -nan% 0 -nan%
WRONGPATH_BUSQ_REMOVALS 0 -nan% 0 -nan%
WRONGPATH_MEMQ_REMOVALS 0 -nan% 0 -nan%
WRONGPATH_L1FILLQ_REMOVALS 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
WRONGPATH_L1Q_DEMOTIONS 0 -nan% 0 -nan%
WRONGPATH_BUSQ_DEMOTIONS 0 -nan% 0 -nan%
WRONGPATH_MEMQ_DEMOTIONS 0 -nan% 0 -nan%
WRONGPATH_L1FILLQ_DEMOTIONS 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
PROMOTION_QMLC 17345 98.663% 17345 98.663%
PROMOTION_QL1 235 1.337% 235 1.337%
17580 100.000% 17580 100.000%
0.01 0.11 0.01 0.11
PROMOTION_QBUSOUT 0 0
PROMOTION_QMEM 0 0
PROMOTION_QL1FILL 35 35
PROMOTION_QMLC_FILL 18 18
NOPROMOTION_QMEM 0 0
NOPROMOTION_QL1FILL 0 -nan% 0 -nan%
NOPROMOTION_QMLC_FILL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
PROMOTION_FROM_FDIP_OFF_TO_ON 0 0
ICACHE_FILL_CORRECT_REQ 18104 6.315% 18104 6.315%
ICACHE_FILL_INCORRECT_REQ 268571 93.685% 268571 93.685%
286675 100.000% 286675 100.000%
0.94 0.91 0.94 0.91
ICACHE_FILL_CORRECT_REQ_BY_FDIP 17945 6.260% 17945 6.260%
ICACHE_FILL_INCORRECT_REQ_BY_FDIP 268539 93.674% 268539 93.674%
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND 159 0.055% 159 0.055%
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND 32 0.011% 32 0.011%
286675 100.000% 286675 100.000%
0.94 0.07 0.94 0.07
ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD 13128 13128
ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD 4 4
ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD 3437 3437
ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD 0 0
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA 38930533668 38930533668
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND 26028 26028
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_FDIP 554569 554569
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD 130997 130997
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD 246 246
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA 605816113827 605816113827
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND 7972 7972
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_FDIP 6334935 6334935
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD 0 0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD 0 0
MEM_REQ_INIT 376694 376694
MEM_REQ_COMPLETE 376694 1.0000 376694 1.0000
MEM_REQ_KILLED 0 0.0000 0 0.0000
MEM_REQ_COMPLETE_MLC 346531 0.9199 346531 0.9199
MEM_REQ_COMPLETE_L1 1374 0.0036 1374 0.0036
MEM_REQ_COMPLETE_MEM 28789 0.0764 28789 0.0764
MEM_REQ_INIT_ONPATH 202756 0.5383 202756 0.5383
MEM_REQ_INIT_OFFPATH 173938 0.4617 173938 0.4617
MEM_REQ_COMPLETE_ONPATH 204565 0.5431 204565 0.5431
MEM_REQ_COMPLETE_OFFPATH 172129 0.4569 172129 0.4569
MEM_REQ_INIT_IFETCH 191 0.055% 191 0.055%
MEM_REQ_INIT_DFETCH 46829 13.567% 46829 13.567%
MEM_REQ_INIT_DSTORE 11656 3.377% 11656 3.377%
MEM_REQ_INIT_IPRF 0 0.000% 0 0.000%
MEM_REQ_INIT_DPRF 0 0.000% 0 0.000%
MEM_REQ_INIT_WB 286484 83.000% 286484 83.000%
MEM_REQ_INIT_WB_NODIRTY 0 0.000% 0 0.000%
345160 100.000% 345160 100.000%
4.35 1.44 4.35 1.44
MEM_REQ_COMPLETE_IFETCH 29548 7.822% 29548 7.822%
MEM_REQ_COMPLETE_DFETCH 66978 17.731% 66978 17.731%
MEM_REQ_COMPLETE_DSTORE 12111 3.206% 12111 3.206%
MEM_REQ_COMPLETE_IPRF 0 0.000% 0 0.000%
MEM_REQ_COMPLETE_DPRF 0 0.000% 0 0.000%
MEM_REQ_COMPLETE_WB 269100 71.240% 269100 71.240%
MEM_REQ_COMPLETE_WB_NODIRTY 0 0.000% 0 0.000%
377737 100.000% 377737 100.000%
3.80 1.59 3.80 1.59
MEM_REQ_KILLED_IFETCH 30491 100.000% 30491 100.000%
MEM_REQ_KILLED_DFETCH 0 0.000% 0 0.000%
MEM_REQ_KILLED_DSTORE 0 0.000% 0 0.000%
MEM_REQ_KILLED_IPRF 0 0.000% 0 0.000%
MEM_REQ_KILLED_DPRF 0 0.000% 0 0.000%
MEM_REQ_KILLED_WB 0 0.000% 0 0.000%
MEM_REQ_KILLED_WB_NODIRTY 0 0.000% 0 0.000%
30491 100.000% 30491 100.000%
0.00 0.00 0.00 0.00
MEM_REQ_INIT_OFFPATH_IFETCH 67 0.039% 67 0.039%
MEM_REQ_INIT_OFFPATH_DFETCH 1392 0.800% 1392 0.800%
MEM_REQ_INIT_OFFPATH_DSTORE 396 0.228% 396 0.228%
MEM_REQ_INIT_OFFPATH_IPRF 0 0.000% 0 0.000%
MEM_REQ_INIT_OFFPATH_DPRF 0 0.000% 0 0.000%
MEM_REQ_INIT_OFFPATH_WB 172083 98.934% 172083 98.934%
MEM_REQ_INIT_OFFPATH_WB_NODIRTY 0 0.000% 0 0.000%
173938 100.000% 173938 100.000%
4.96 0.38 4.96 0.38
MEM_REQ_INIT_ONPATH_IFETCH 124 0.072% 124 0.072%
MEM_REQ_INIT_ONPATH_DFETCH 45437 26.537% 45437 26.537%
MEM_REQ_INIT_ONPATH_DSTORE 11260 6.576% 11260 6.576%
MEM_REQ_INIT_ONPATH_IPRF 0 0.000% 0 0.000%
MEM_REQ_INIT_ONPATH_DPRF 0 0.000% 0 0.000%
MEM_REQ_INIT_ONPATH_WB 114401 66.814% 114401 66.814%
MEM_REQ_INIT_ONPATH_WB_NODIRTY 0 0.000% 0 0.000%
171222 100.000% 171222 100.000%
3.74 1.80 3.74 1.80
MEM_REQ_MATCH_IFETCH 20581 3.841% 20581 3.841%
MEM_REQ_MATCH_DFETCH 99536 18.576% 99536 18.576%
MEM_REQ_MATCH_DSTORE 33395 6.232% 33395 6.232%
MEM_REQ_MATCH_IPRF 0 0.000% 0 0.000%
MEM_REQ_MATCH_DPRF 0 0.000% 0 0.000%
MEM_REQ_MATCH_WB 382088 71.309% 382088 71.309%
MEM_REQ_MATCH_WB_NODIRTY 221 0.041% 221 0.041%
535821 100.000% 535821 100.000%
3.88 1.63 3.88 1.63
MEM_REQ_COMPLETE_OFFPATH_IFETCH 985 0.572% 985 0.572%
MEM_REQ_COMPLETE_OFFPATH_DFETCH 1357 0.788% 1357 0.788%
MEM_REQ_COMPLETE_OFFPATH_DSTORE 390 0.227% 390 0.227%
MEM_REQ_COMPLETE_OFFPATH_IPRF 0 0.000% 0 0.000%
MEM_REQ_COMPLETE_OFFPATH_DPRF 0 0.000% 0 0.000%
MEM_REQ_COMPLETE_OFFPATH_WB 169397 98.413% 169397 98.413%
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY 0 0.000% 0 0.000%
172129 100.000% 172129 100.000%
4.93 0.38 4.93 0.38
MEM_REQ_COMPLETE_ONPATH_IFETCH 16590 9.530% 16590 9.530%
MEM_REQ_COMPLETE_ONPATH_DFETCH 46060 26.460% 46060 26.460%
MEM_REQ_COMPLETE_ONPATH_DSTORE 11721 6.733% 11721 6.733%
MEM_REQ_COMPLETE_ONPATH_IPRF 0 0.000% 0 0.000%
MEM_REQ_COMPLETE_ONPATH_DPRF 0 0.000% 0 0.000%
MEM_REQ_COMPLETE_ONPATH_WB 99703 57.276% 99703 57.276%
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY 0 0.000% 0 0.000%
174074 100.000% 174074 100.000%
3.26 1.79 3.26 1.79
MEM_REQ_COMPLETE_MEM_IFETCH 30793 62.693% 30793 62.693%
MEM_REQ_COMPLETE_MEM_DFETCH 5849 11.908% 5849 11.908%
MEM_REQ_COMPLETE_MEM_DSTORE 7185 14.628% 7185 14.628%
MEM_REQ_COMPLETE_MEM_IPRF 0 0.000% 0 0.000%
MEM_REQ_COMPLETE_MEM_DPRF 0 0.000% 0 0.000%
MEM_REQ_COMPLETE_MEM_WB 5290 10.770% 5290 10.770%
MEM_REQ_COMPLETE_MEM_WB_NODIRTY 0 0.000% 0 0.000%
49117 100.000% 49117 100.000%
0.95 1.39 0.95 1.39
MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE 16672 16672
MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF 825 825
MEM_REQ_COMPLETE_L1_IFETCH 0 -nan% 0 -nan%
MEM_REQ_COMPLETE_L1_DFETCH 0 -nan% 0 -nan%
MEM_REQ_COMPLETE_L1_DSTORE 0 -nan% 0 -nan%
MEM_REQ_COMPLETE_L1_IPRF 0 -nan% 0 -nan%
MEM_REQ_COMPLETE_L1_DPRF 0 -nan% 0 -nan%
MEM_REQ_COMPLETE_L1_WB 0 -nan% 0 -nan%
MEM_REQ_COMPLETE_L1_WB_NODIRTY 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MEM_REQ_COMPLETE_MLC_IFETCH 18647 5.669% 18647 5.669%
MEM_REQ_COMPLETE_MLC_DFETCH 41568 12.637% 41568 12.637%
MEM_REQ_COMPLETE_MLC_DSTORE 4926 1.497% 4926 1.497%
MEM_REQ_COMPLETE_MLC_IPRF 0 0.000% 0 0.000%
MEM_REQ_COMPLETE_MLC_DPRF 0 0.000% 0 0.000%
MEM_REQ_COMPLETE_MLC_WB 263810 80.197% 263810 80.197%
MEM_REQ_COMPLETE_MLC_WB_NODIRTY 0 0.000% 0 0.000%
328951 100.000% 328951 100.000%
4.17 1.38 4.17 1.38
CORE_MLP_CLUSTERS 18954 18954
CORE_MLP 3929097 3929097
CORE_MLP_IFETCH 0 0
CORE_MLP_DFETCH 0 0
CORE_MLP_DSTORE 0 0
CORE_MLP_IPRF 0 0
CORE_MLP_DPRF 0 0
CORE_MLP_WB 0 0
CORE_MLP_WB_NODIRTY 0 0
CORE_MLP_0 3129281 82.109% 3129281 82.109%
CORE_MLP_1 216477 5.680% 216477 5.680%
CORE_MLP_2 148022 3.884% 148022 3.884%
CORE_MLP_3 53860 1.413% 53860 1.413%
CORE_MLP_4 50910 1.336% 50910 1.336%
CORE_MLP_5 24410 0.640% 24410 0.640%
CORE_MLP_6 19281 0.506% 19281 0.506%
CORE_MLP_7 17683 0.464% 17683 0.464%
CORE_MLP_8 13196 0.346% 13196 0.346%
CORE_MLP_9 9469 0.248% 9469 0.248%
CORE_MLP_10 10072 0.264% 10072 0.264%
CORE_MLP_11 5858 0.154% 5858 0.154%
CORE_MLP_12 5456 0.143% 5456 0.143%
CORE_MLP_13 7299 0.192% 7299 0.192%
CORE_MLP_14 4956 0.130% 4956 0.130%
CORE_MLP_15 4453 0.117% 4453 0.117%
CORE_MLP_16 5231 0.137% 5231 0.137%
CORE_MLP_17 4320 0.113% 4320 0.113%
CORE_MLP_18 4194 0.110% 4194 0.110%
CORE_MLP_19 5612 0.147% 5612 0.147%
CORE_MLP_20 5649 0.148% 5649 0.148%
CORE_MLP_21 4053 0.106% 4053 0.106%
CORE_MLP_22 7803 0.205% 7803 0.205%
CORE_MLP_23 12922 0.339% 12922 0.339%
CORE_MLP_24 17203 0.451% 17203 0.451%
CORE_MLP_25 10902 0.286% 10902 0.286%
CORE_MLP_26 2920 0.077% 2920 0.077%
CORE_MLP_27 1903 0.050% 1903 0.050%
CORE_MLP_28 6387 0.168% 6387 0.168%
CORE_MLP_29 1346 0.035% 1346 0.035%
CORE_MLP_30 18 0.000% 18 0.000%
CORE_MLP_31 0 0.000% 0 0.000%
CORE_MLP_32 0 0.000% 0 0.000%
3811146 100.000% 3811146 100.000%
1.03 3.66 1.03 3.66
MEM_QUEUE_OCC_0 0 -nan% 0 -nan%
MEM_QUEUE_OCC_4 0 -nan% 0 -nan%
MEM_QUEUE_OCC_8 0 -nan% 0 -nan%
MEM_QUEUE_OCC_12 0 -nan% 0 -nan%
MEM_QUEUE_OCC_16 0 -nan% 0 -nan%
MEM_QUEUE_OCC_20 0 -nan% 0 -nan%
MEM_QUEUE_OCC_24 0 -nan% 0 -nan%
MEM_QUEUE_OCC_28 0 -nan% 0 -nan%
MEM_QUEUE_OCC_32 0 -nan% 0 -nan%
MEM_QUEUE_OCC_36 0 -nan% 0 -nan%
MEM_QUEUE_OCC_40 0 -nan% 0 -nan%
MEM_QUEUE_OCC_44 0 -nan% 0 -nan%
MEM_QUEUE_OCC_48 0 -nan% 0 -nan%
MEM_QUEUE_OCC_52 0 -nan% 0 -nan%
MEM_QUEUE_OCC_56 0 -nan% 0 -nan%
MEM_QUEUE_OCC_60 0 -nan% 0 -nan%
MEM_QUEUE_OCC_64 0 -nan% 0 -nan%
MEM_QUEUE_OCC_68 0 -nan% 0 -nan%
MEM_QUEUE_OCC_72 0 -nan% 0 -nan%
MEM_QUEUE_OCC_76 0 -nan% 0 -nan%
MEM_QUEUE_OCC_80 0 -nan% 0 -nan%
MEM_QUEUE_OCC_84 0 -nan% 0 -nan%
MEM_QUEUE_OCC_88 0 -nan% 0 -nan%
MEM_QUEUE_OCC_92 0 -nan% 0 -nan%
MEM_QUEUE_OCC_96 0 -nan% 0 -nan%
MEM_QUEUE_OCC_100 0 -nan% 0 -nan%
MEM_QUEUE_OCC_104 0 -nan% 0 -nan%
MEM_QUEUE_OCC_108 0 -nan% 0 -nan%
MEM_QUEUE_OCC_112 0 -nan% 0 -nan%
MEM_QUEUE_OCC_116 0 -nan% 0 -nan%
MEM_QUEUE_OCC_120 0 -nan% 0 -nan%
MEM_QUEUE_OCC_124 0 -nan% 0 -nan%
MEM_QUEUE_OCC_128 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
OPEN_PAGE_HIT 0 -nan% 0 -nan%
CLOSED_PAGE_MISS 0 -nan% 0 -nan%
WRONG_PAGE_MISS 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
L0_LD_BANK_BLOCK 0 -nan% 0 -nan%
L0_LD_BANK_AVAIL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
L0_ST_BANK_BLOCK 0 -nan% 0 -nan%
L0_ST_BANK_AVAIL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
L0_LD_CACHE_BLOCK 0 -nan% 0 -nan%
L0_LD_CACHE_AVAIL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MLC_LD_BANK_BLOCK 844 0.244% 844 0.244%
MLC_LD_BANK_AVAIL 345160 99.756% 345160 99.756%
346004 100.000% 346004 100.000%
1.00 1.00 1.00 1.00
MLC_ST_BANK_BLOCK 0 0.000% 0 0.000%
MLC_ST_BANK_AVAIL 18954 100.000% 18954 100.000%
18954 100.000% 18954 100.000%
1.00 1.00 1.00 1.00
MLC_LD_CACHE_BLOCK 0 -nan% 0 -nan%
MLC_LD_CACHE_AVAIL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MLC_ST_CACHE_BLOCK 0 -nan% 0 -nan%
MLC_ST_CACHE_AVAIL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
L1_LD_BANK_BLOCK 30 0.101% 30 0.101%
L1_LD_BANK_AVAIL 29556 99.899% 29556 99.899%
29586 100.000% 29586 100.000%
1.00 1.00 1.00 1.00
L1_ST_BANK_BLOCK 0 0.000% 0 0.000%
L1_ST_BANK_AVAIL 607 100.000% 607 100.000%
607 100.000% 607 100.000%
1.00 1.00 1.00 1.00
L1_LD_CACHE_BLOCK 0 -nan% 0 -nan%
L1_LD_CACHE_AVAIL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
L1_ST_CACHE_BLOCK 0 -nan% 0 -nan%
L1_ST_CACHE_AVAIL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MEM_LD_BANK_BLOCK 0 -nan% 0 -nan%
MEM_LD_BANK_AVAIL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MEM_ST_BANK_BLOCK 0 -nan% 0 -nan%
MEM_ST_BANK_AVAIL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MEM_PF_BANK_BLOCK 0 -nan% 0 -nan%
MEM_PF_BANK_AVAIL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
L0_FILL 0 0
L1_FILL 21550 100.000% 21550 100.000%
L1_WB_FILL 0 0.000% 0 0.000%
21550 100.000% 21550 100.000%
0.00 0.00 0.00 0.00
L1_DEMAND_FILL 10345 48.005% 10345 48.005%
L1_PREF_FILL 11205 51.995% 11205 51.995%
21550 100.000% 21550 100.000%
0.52 0.51 0.52 0.51
MLC_FILL 18626 99.995% 18626 99.995%
MLC_WB_FILL 1 0.005% 1 0.005%
18627 100.000% 18627 100.000%
0.00 0.01 0.00 0.01
MLC_DEMAND_FILL 17583 94.400% 17583 94.400%
MLC_PREF_FILL 1043 5.600% 1043 5.600%
18626 100.000% 18626 100.000%
0.06 0.22 0.06 0.22
NORESET_L1_FILL 21550 21550
NORESET_L1_FILL_NONPREF 5055 5055
NORESET_L1_FILL_PREF 16495 16495
NORESET_L1_EVICT 0 0
NORESET_L1_EVICT_NONPREF 0 0
NORESET_L1_EVICT_PREF_USED 0 0
NORESET_L1_EVICT_PREF_UNUSED 0 0
NORESET_L1_PREF_USED 7114 7114
ORACLE_OFFPATH_DC_FILL 0 0
ORACLE_OFFPATH_IC_FILL 0 0
ORACLE_OFFPATH_L1_FILL 0 0
UPDATE_EVENT_QUEUE_PROCESS 0 0
INSERT_EVENT_QUEUE_PROCESS 0 0
ICFILL_AFTER_REDIRECT 0 0
EVENT_QUEUE_MATCH_ADD_REQ 0 0
DC_PREF_CACHE_INSERT_REQ 0 0
DC_PREF_REQ_DCACHE_HIT 0 -nan% 0 -nan%
DC_PREF_REQ_PREF_CACHE_HIT 0 -nan% 0 -nan%
DC_PREF_REQ_L1_MISS 0 -nan% 0 -nan%
DC_PREF_REQ_CORR 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DC_PREF_CACHE_INSERT 0 0
DC_PREF_CACHE_HIT_PER 0 0.000% 0 0.000%
DC_PREF_CACHE_HIT_PER_OFFPATH 0 0.000% 0 0.000%
DC_PREF_CACHE_HIT 0 0
DC_PREF_CACHE_HIT_OFFPATH 0 0
DC_PREF_HIT_L1_MISS 0 0
IC_PREF_CACHE_HIT_PER 0 0.000% 0 0.000%
IC_PREF_CACHE_HIT_PER_OFFPATH 0 0.000% 0 0.000%
IC_PREF_CACHE_HIT 0 0
IC_PREF_CACHE_HIT_OFFPATH 0 0
L1_PREF_CACHE_HIT_PER 0 0.000% 0 0.000%
L1_PREF_CACHE_HIT_PER_OFFPATH 0 0.000% 0 0.000%
L1_PREF_CACHE_HIT 0 0
L1_PREF_CACHE_HIT_OFFPATH 0 0
DC_PREF_CACHE_FILL 0 0
DC_PREF_MOVE_DC 0 -nan% 0 -nan%
DC_PREF_MOVE_L1 0 -nan% 0 -nan%
IC_PREF_CACHE_FILL 0 0
IC_PREF_MOVE_IC 0 -nan% 0 -nan%
IC_PREF_MOVE_L1 0 -nan% 0 -nan%
L1_PREF_CACHE_FILL 0 0
L1_PREF_MOVE_L1 0 -nan% 0 -nan%
OFF_PATH_CONFIRMED 1893846 1893846
OFF_PATH_NO_FILL_L1 0 0
WB_L1_MISS_FILL_L1 0 0
WB_MLC_MISS_FILL_MLC 1 1
ICACHE_EVICT_REQ_WB_L1 0 0
DCACHE_EVICT_REQ_WB_L1 0 0
DCACHE_EVICT_REQ_WB_L1_NOREAD 0 0
L1_FILL_SKIPPED 0 0
MLC_FILL_SKIPPED 0 0
DCACHE_FILL 59528 59528
DCACHE_WB_REQ 18954 0.3184 18954 0.3184
DCACHE_WB_REQ_DIRTY 18954 100.000% 18954 100.000%
DCACHE_WB_REQ_NODIRTY 0 0.000% 0 0.000%
18954 100.000% 18954 100.000%
0.00 0.00 0.00 0.00
ICACHE_FILL 286675 286675
ICACHE_WB_REQ 0 0.0000 0 0.0000
L1_FILL_DIRTY 0 0.0000 0 0.0000
MLC_FILL_DIRTY 607 0.0326 607 0.0326
ICACHE_UNUSEFUL_CL_CYC 1740373757 1740373757
ICACHE_UNUSEFUL_CL 269608 269608
ICACHE_EVICT_MISS_ONPATH_BY_FDIP 240683 89.319% 240683 89.319%
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP 28783 10.681% 28783 10.681%
269466 100.000% 269466 100.000%
0.11 0.29 0.11 0.29
ICACHE_EVICT_MISS_BY_FDIP_ONPATH 152044 56.424% 152044 56.424%
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH 117422 43.576% 117422 43.576%
269466 100.000% 269466 100.000%
0.44 0.47 0.44 0.47
ICACHE_EVICT_HIT_ONPATH_BY_FDIP 14911 90.069% 14911 90.069%
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP 1644 9.931% 1644 9.931%
16555 100.000% 16555 100.000%
0.10 0.29 0.10 0.29
ICACHE_EVICT_HIT_BY_FDIP_ONPATH 16551 99.976% 16551 99.976%
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH 4 0.024% 4 0.024%
16555 100.000% 16555 100.000%
0.00 0.02 0.00 0.02
MEM_REQ_DENIED_NULL 0 -nan% 0 -nan%
MEM_REQ_DENIED_INST_OUTOF_CS 0 -nan% 0 -nan%
MEM_REQ_DENIED_DATA_IN_CS 0 -nan% 0 -nan%
MEM_REQ_DENIED_DATA_OUTOF_RANGE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MEM_REQ_DENIED 0 -nan% 0 -nan%
MEM_REQ_NOT_DENIED 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DEMAND_HIT_WB_STALL 0 0
EXCLUSION_VIOLATED_OSR 0 -nan% 0 -nan%
EXCLUSION_VIOLATED_NOTOSR 0 -nan% 0 -nan%
EXCLUSION_NOT_VIOLATED 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DIRTY_WRITE_TO_ICACHE 0 0
STREAM_DC_HIT_NOSEND 0 -nan% 0 -nan%
STREAM_WBQDC_HIT_NOSEND 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
STREAM_DCACHE_PREF_HIT 0 0
PREF_DC_HIT_ON_INSERT 0 -nan% 0 -nan%
PREF_L1_HIT_ON_INSERT 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
L1_NEWREQ_MATCHED_MLC_REQ 216 216
MLC_NEWREQ_MATCHED_L2_PREF 1043 1043
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT 1 0.0010 1 0.0010
NEWREQ_WB_MATCH_IGNORED 0 0
DEMAND_MATCH_WB_NEW_DONE_FUNC 0 -nan% 0 -nan%
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL 0 -nan% 0 -nan%
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME 0 -nan% 0 -nan%
DEMAND_MATCH_WB_DONE_FUNC_SAME 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DEMAND_MATCH_WB 0 -nan% 0 -nan%
DEMAND_MATCH_WB_NODIRTY 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DEMAND_MATCH_WBALL_IFETCH 0 -nan% 0 -nan%
DEMAND_MATCH_WBALL_DFETCH 0 -nan% 0 -nan%
DEMAND_MATCH_WBALL_DSTORE 0 -nan% 0 -nan%
DEMAND_MATCH_WBALL_IPRF 0 -nan% 0 -nan%
DEMAND_MATCH_WBALL_DPRF 0 -nan% 0 -nan%
DEMAND_MATCH_WBALL_WB 0 -nan% 0 -nan%
DEMAND_MATCH_WBALL_WB_NODIRTY 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DEMAND_MATCH_WB_IFETCH 0 -nan% 0 -nan%
DEMAND_MATCH_WB_DFETCH 0 -nan% 0 -nan%
DEMAND_MATCH_WB_DSTORE 0 -nan% 0 -nan%
DEMAND_MATCH_WB_IPRF 0 -nan% 0 -nan%
DEMAND_MATCH_WB_DPRF 0 -nan% 0 -nan%
DEMAND_MATCH_WB_WB 0 -nan% 0 -nan%
DEMAND_MATCH_WB_WB_NODIRTY 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DEMAND_MATCH_WB_ND_IFETCH 0 -nan% 0 -nan%
DEMAND_MATCH_WB_ND_DFETCH 0 -nan% 0 -nan%
DEMAND_MATCH_WB_ND_DSTORE 0 -nan% 0 -nan%
DEMAND_MATCH_WB_ND_IPRF 0 -nan% 0 -nan%
DEMAND_MATCH_WB_ND_DPRF 0 -nan% 0 -nan%
DEMAND_MATCH_WB_ND_WB 0 -nan% 0 -nan%
DEMAND_MATCH_WB_ND_WB_NODIRTY 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
WB_MATCH_DEMAND 0 0.000% 0 0.000%
WB_MATCH_PREF 0 0.000% 0 0.000%
WB_MATCH_WB 0 0.000% 0 0.000%
WB_MATCH_WB_FILTERED 475651 100.000% 475651 100.000%
475651 100.000% 475651 100.000%
3.00 3.00 3.00 3.00
WB_COMING_BACK_FROM_MEM 0 0
WB_COMING_BACK_FROM_L1 0 0
WB_COMING_BACK_FROM_MLC 0 0
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH 41 0.035% 41 0.035%
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC 118418 99.965% 118418 99.965%
118459 100.000% 118459 100.000%
1.00 1.00 1.00 1.00
TOTAL_ONPATH_ICACHE_FILLS 0 0
TOTAL_ONPATH_DCACHE_FILLS 0 0
TOTAL_ONPATH_L1_FILLS 0 0
PER1K_ONPATH_ICACHE_FILLS 0 0.0000 0 0.0000
PER1K_ONPATH_DCACHE_FILLS 0 0.0000 0 0.0000
PER1K_ONPATH_L1_FILLS 0 0.0000 0 0.0000
PER1K_L1_DEMAND_MISS_ONPATH 5228 0.5228 5228 0.5228
PER1K_L1_DEMAND_MISS_OFFPATH 47 0.0047 47 0.0047
L2_IDEAL_FILL_L1 0 -nan% 0 -nan%
L2_IDEAL_MISS_L2 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
L2_IDEAL_FILL_ICACHE 0 -nan% 0 -nan%
L2_IDEAL_MISS_ICACHE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
HPS_MISS_DELTA__0 0 -nan% 0 -nan%
HPS_MISS_DELTA__1 0 -nan% 0 -nan%
HPS_MISS_DELTA__2 0 -nan% 0 -nan%
HPS_MISS_DELTA__3 0 -nan% 0 -nan%
HPS_MISS_DELTA__4 0 -nan% 0 -nan%
HPS_MISS_DELTA__5 0 -nan% 0 -nan%
HPS_MISS_DELTA__6 0 -nan% 0 -nan%
HPS_MISS_DELTA__7 0 -nan% 0 -nan%
HPS_MISS_DELTA__8 0 -nan% 0 -nan%
HPS_MISS_DELTA__9 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
HPS_HIT_DELTA__0 0 -nan% 0 -nan%
HPS_HIT_DELTA__1 0 -nan% 0 -nan%
HPS_HIT_DELTA__2 0 -nan% 0 -nan%
HPS_HIT_DELTA__3 0 -nan% 0 -nan%
HPS_HIT_DELTA__4 0 -nan% 0 -nan%
HPS_HIT_DELTA__5 0 -nan% 0 -nan%
HPS_HIT_DELTA__6 0 -nan% 0 -nan%
HPS_HIT_DELTA__7 0 -nan% 0 -nan%
HPS_HIT_DELTA__8 0 -nan% 0 -nan%
HPS_HIT_DELTA__9 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DC_MISS_DELTA__0 0 -nan% 0 -nan%
DC_MISS_DELTA__1 0 -nan% 0 -nan%
DC_MISS_DELTA__2 0 -nan% 0 -nan%
DC_MISS_DELTA__3 0 -nan% 0 -nan%
DC_MISS_DELTA__4 0 -nan% 0 -nan%
DC_MISS_DELTA__5 0 -nan% 0 -nan%
DC_MISS_DELTA__6 0 -nan% 0 -nan%
DC_MISS_DELTA__7 0 -nan% 0 -nan%
DC_MISS_DELTA__8 0 -nan% 0 -nan%
DC_MISS_DELTA__9 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
ONE_MORE_SUCESS 0 -nan% 0 -nan%
ONE_MORE_DISCARDED_L0CACHE 0 -nan% 0 -nan%
ONE_MORE_DISCARDED_MEM_REQ_FULL 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
PREF_L1_TOTAL_SENT 11205 11205
PREF_L1_TOTAL_USED 7114 63.490% 7114 63.490%
PREF_L1_TOTAL_PARTIAL_USED 1042 9.299% 1042 9.299%
PREF_L1_TOTAL_NOT_USED 3049 27.211% 3049 27.211%
PREF_L1_TOTAL_DROPPED 0 0.000% 0 0.000%
11205 100.000% 11205 100.000%
0.64 0.72 0.64 0.72
PREF_MLC_TOTAL_SENT 0 0
PREF_MLC_TOTAL_USED 2077 66.571% 2077 66.571%
PREF_MLC_TOTAL_PARTIAL_USED 1043 33.429% 1043 33.429%
PREF_MLC_TOTAL_NOT_USED 0 0.000% 0 0.000%
PREF_MLC_TOTAL_DROPPED 0 0.000% 0 0.000%
3120 100.000% 3120 100.000%
0.33 0.38 0.33 0.38
CORE_MLC_PREF_REQ_MISS 0 0.000% 0 0.000%
CORE_MLC_DEMAND_MISS 12254 69.688% 12254 69.688%
CORE_MLC_WB_MISS 5330 30.312% 5330 30.312%
17584 100.000% 17584 100.000%
1.30 0.85 1.30 0.85
CORE_MLC_PREF_REQ_HIT 0 0.000% 0 0.000%
CORE_MLC_DEMAND_HIT 63767 18.402% 63767 18.402%
CORE_MLC_WB_HIT 282763 81.598% 282763 81.598%
346530 100.000% 346530 100.000%
1.82 1.69 1.82 1.69
CORE_MLC_HIT 63767 83.881% 63767 83.881%
CORE_MLC_MISS 12254 16.119% 12254 16.119%
76021 100.000% 76021 100.000%
0.16 0.34 0.16 0.34
CORE_MLC_FILL 18626 99.995% 18626 99.995%
CORE_MLC_WB_FILL 1 0.005% 1 0.005%
18627 100.000% 18627 100.000%
0.00 0.01 0.00 0.01
CORE_MLC_DEMAND_FILL 17583 94.400% 17583 94.400%
CORE_MLC_PREF_FILL 1043 5.600% 1043 5.600%
18626 100.000% 18626 100.000%
0.06 0.22 0.06 0.22
CORE_MLC_PREF_FILL_USED 2077 66.571% 2077 66.571%
CORE_MLC_PREF_FILL_PARTIAL_USED 1043 33.429% 1043 33.429%
CORE_MLC_PREF_FILL_NOT_USED 0 0.000% 0 0.000%
3120 100.000% 3120 100.000%
0.33 0.38 0.33 0.38
CORE_L1_PREF_REQ_MISS 11205 51.995% 11205 51.995%
CORE_L1_DEMAND_MISS 5055 23.457% 5055 23.457%
CORE_L1_WB_MISS 5290 24.548% 5290 24.548%
21550 100.000% 21550 100.000%
0.73 0.74 0.73 0.74
CORE_L1_PREF_REQ_HIT 768 8.917% 768 8.917%
CORE_L1_DEMAND_HIT 7213 83.746% 7213 83.746%
CORE_L1_WB_HIT 632 7.338% 632 7.338%
8613 100.000% 8613 100.000%
0.98 0.38 0.98 0.38
CORE_L1_HIT 7214 57.763% 7214 57.763%
CORE_L1_MISS 5275 42.237% 5275 42.237%
12489 100.000% 12489 100.000%
0.42 0.47 0.42 0.47
CORE_L1_FILL 21550 100.000% 21550 100.000%
CORE_L1_WB_FILL 0 0.000% 0 0.000%
21550 100.000% 21550 100.000%
0.00 0.00 0.00 0.00
CORE_L1_DEMAND_FILL 10345 48.005% 10345 48.005%
CORE_L1_PREF_FILL 11205 51.995% 11205 51.995%
21550 100.000% 21550 100.000%
0.52 0.51 0.52 0.51
CORE_L1_PREF_FILL_USED 7114 63.490% 7114 63.490%
CORE_L1_PREF_FILL_PARTIAL_USED 1042 9.299% 1042 9.299%
CORE_L1_PREF_FILL_NOT_USED 3049 27.211% 3049 27.211%
11205 100.000% 11205 100.000%
0.64 0.79 0.64 0.79
CORE_L1_DEMAND_USED_POS0 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS1 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS2 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS3 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS4 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS5 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS6 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS7 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS8 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS9 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS10 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS11 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS12 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS13 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS14 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS15 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS16 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS17 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS18 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS19 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS20 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS21 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS22 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS23 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS24 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS25 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS26 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS27 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS28 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS29 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS30 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS31 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS32 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS33 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS34 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS35 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS36 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS37 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS38 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS39 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS40 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS41 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS42 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS43 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS44 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS45 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS46 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS47 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS48 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS49 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS50 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS51 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS52 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS53 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS54 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS55 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS56 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS57 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS58 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS59 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS60 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS61 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS62 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS63 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS64 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS65 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS66 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS67 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS68 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS69 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS70 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS71 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS72 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS73 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS74 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS75 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS76 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS77 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS78 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS79 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS80 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS81 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS82 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS83 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS84 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS85 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS86 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS87 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS88 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS89 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS90 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS91 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS92 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS93 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS94 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS95 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS96 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS97 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS98 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS99 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS100 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS101 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS102 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS103 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS104 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS105 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS106 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS107 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS108 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS109 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS110 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS111 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS112 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS113 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS114 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS115 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS116 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS117 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS118 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS119 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS120 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS121 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS122 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS123 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS124 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS125 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS126 0 -nan% 0 -nan%
CORE_L1_DEMAND_USED_POS127 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CORE_L1_PREF_USED_POS0 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS1 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS2 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS3 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS4 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS5 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS6 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS7 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS8 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS9 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS10 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS11 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS12 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS13 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS14 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS15 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS16 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS17 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS18 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS19 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS20 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS21 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS22 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS23 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS24 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS25 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS26 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS27 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS28 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS29 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS30 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS31 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS32 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS33 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS34 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS35 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS36 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS37 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS38 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS39 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS40 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS41 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS42 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS43 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS44 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS45 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS46 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS47 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS48 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS49 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS50 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS51 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS52 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS53 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS54 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS55 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS56 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS57 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS58 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS59 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS60 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS61 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS62 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS63 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS64 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS65 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS66 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS67 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS68 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS69 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS70 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS71 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS72 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS73 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS74 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS75 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS76 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS77 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS78 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS79 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS80 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS81 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS82 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS83 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS84 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS85 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS86 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS87 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS88 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS89 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS90 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS91 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS92 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS93 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS94 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS95 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS96 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS97 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS98 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS99 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS100 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS101 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS102 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS103 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS104 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS105 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS106 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS107 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS108 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS109 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS110 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS111 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS112 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS113 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS114 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS115 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS116 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS117 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS118 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS119 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS120 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS121 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS122 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS123 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS124 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS125 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS126 0 -nan% 0 -nan%
CORE_L1_PREF_USED_POS127 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CORE_TOTAL_SETS_ALL_INTERVALS 0 0
CORE_L1_AVG_NUM_WAYS 0 -nan 0 -nan
L1_PARTITION_INTERVALS 0 0
NORESET_L1_PARTITION 0 0
L1_SHADOW_ACCESS 0 0
L1_SHADOW_ACCESS_STALLING 0 0
L1_SHADOW_ACCESS_DEMAND 0 0
L1_SHADOW_HIT 0 0
L1_SHADOW_HIT_STALLING 0 0
L1_SHADOW_HIT_DEMAND 0 0
L1_SHADOW_UNTIMELY_HIT 0 0
L1_SHADOW_UNTIMELY_HIT_STALLING 0 0
L1_SHADOW_UNTIMELY_HIT_DEMAND 0 0
L1_SHADOW_HIT_POS0 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS1 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS2 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS3 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS4 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS5 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS6 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS7 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS8 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS9 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS10 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS11 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS12 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS13 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS14 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS15 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS16 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS17 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS18 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS19 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS20 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS21 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS22 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS23 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS24 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS25 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS26 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS27 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS28 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS29 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS30 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS31 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS32 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS33 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS34 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS35 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS36 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS37 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS38 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS39 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS40 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS41 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS42 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS43 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS44 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS45 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS46 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS47 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS48 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS49 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS50 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS51 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS52 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS53 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS54 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS55 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS56 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS57 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS58 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS59 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS60 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS61 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS62 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS63 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS64 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS65 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS66 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS67 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS68 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS69 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS70 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS71 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS72 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS73 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS74 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS75 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS76 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS77 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS78 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS79 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS80 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS81 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS82 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS83 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS84 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS85 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS86 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS87 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS88 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS89 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS90 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS91 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS92 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS93 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS94 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS95 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS96 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS97 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS98 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS99 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS100 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS101 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS102 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS103 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS104 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS105 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS106 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS107 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS108 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS109 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS110 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS111 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS112 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS113 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS114 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS115 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS116 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS117 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS118 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS119 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS120 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS121 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS122 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS123 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS124 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS125 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS126 0 -nan% 0 -nan%
L1_SHADOW_HIT_POS127 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
L1_SHADOW_STALLING_HIT_POS0 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS1 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS2 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS3 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS4 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS5 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS6 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS7 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS8 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS9 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS10 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS11 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS12 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS13 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS14 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS15 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS16 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS17 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS18 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS19 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS20 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS21 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS22 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS23 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS24 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS25 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS26 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS27 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS28 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS29 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS30 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS31 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS32 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS33 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS34 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS35 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS36 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS37 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS38 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS39 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS40 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS41 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS42 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS43 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS44 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS45 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS46 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS47 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS48 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS49 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS50 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS51 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS52 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS53 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS54 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS55 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS56 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS57 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS58 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS59 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS60 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS61 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS62 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS63 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS64 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS65 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS66 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS67 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS68 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS69 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS70 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS71 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS72 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS73 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS74 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS75 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS76 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS77 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS78 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS79 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS80 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS81 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS82 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS83 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS84 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS85 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS86 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS87 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS88 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS89 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS90 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS91 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS92 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS93 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS94 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS95 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS96 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS97 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS98 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS99 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS100 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS101 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS102 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS103 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS104 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS105 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS106 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS107 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS108 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS109 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS110 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS111 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS112 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS113 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS114 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS115 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS116 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS117 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS118 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS119 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS120 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS121 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS122 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS123 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS124 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS125 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS126 0 -nan% 0 -nan%
L1_SHADOW_STALLING_HIT_POS127 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
L1_SHADOW_DEMAND_HIT_POS0 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS1 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS2 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS3 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS4 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS5 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS6 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS7 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS8 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS9 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS10 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS11 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS12 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS13 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS14 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS15 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS16 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS17 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS18 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS19 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS20 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS21 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS22 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS23 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS24 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS25 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS26 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS27 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS28 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS29 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS30 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS31 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS32 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS33 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS34 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS35 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS36 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS37 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS38 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS39 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS40 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS41 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS42 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS43 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS44 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS45 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS46 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS47 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS48 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS49 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS50 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS51 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS52 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS53 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS54 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS55 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS56 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS57 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS58 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS59 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS60 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS61 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS62 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS63 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS64 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS65 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS66 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS67 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS68 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS69 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS70 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS71 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS72 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS73 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS74 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS75 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS76 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS77 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS78 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS79 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS80 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS81 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS82 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS83 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS84 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS85 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS86 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS87 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS88 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS89 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS90 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS91 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS92 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS93 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS94 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS95 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS96 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS97 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS98 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS99 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS100 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS101 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS102 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS103 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS104 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS105 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS106 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS107 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS108 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS109 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS110 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS111 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS112 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS113 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS114 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS115 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS116 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS117 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS118 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS119 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS120 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS121 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS122 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS123 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS124 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS125 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS126 0 -nan% 0 -nan%
L1_SHADOW_DEMAND_HIT_POS127 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CORE_PREF_MLC_SENT 0 0
CORE_PREF_MLC_USED 2077 66.571% 2077 66.571%
CORE_PREF_MLC_PARTIAL_USED 1043 33.429% 1043 33.429%
CORE_PREF_MLC_NOT_USED 0 0.000% 0 0.000%
CORE_PREF_MLC_DROPPED 0 0.000% 0 0.000%
3120 100.000% 3120 100.000%
0.33 0.38 0.33 0.38
CORE_PREF_L1_SENT 11205 11205
CORE_PREF_L1_USED 7114 63.490% 7114 63.490%
CORE_PREF_L1_PARTIAL_USED 1042 9.299% 1042 9.299%
CORE_PREF_L1_NOT_USED 3049 27.211% 3049 27.211%
CORE_PREF_L1_DROPPED 0 0.000% 0 0.000%
11205 100.000% 11205 100.000%
0.64 0.72 0.64 0.72
TOTAL_MEM_LATENCY 7239676 335.9478 7239676 335.9478
TOTAL_MEM_LATENCY_DEMAND 3864073 373.5208 3864073 373.5208
TOTAL_MEM_LATENCY_PREF 3375603 301.2586 3375603 301.2586
CORE_MEM_LATENCY 7239676 335.9478 7239676 335.9478
CORE_MEM_LATENCY_DEMAND 3864073 373.5208 3864073 373.5208
CORE_MEM_LATENCY_PREF 3375603 301.2586 3375603 301.2586
CORE_MEM_LATENCY_IFETCH 55110 1.395% 55110 1.395%
CORE_MEM_LATENCY_DFETCH 437856 11.083% 437856 11.083%
CORE_MEM_LATENCY_DSTORE 384444 9.731% 384444 9.731%
CORE_MEM_LATENCY_IPRF 0 0.000% 0 0.000%
CORE_MEM_LATENCY_UOCPRF 0 0.000% 0 0.000%
CORE_MEM_LATENCY_FDIPPRF 1770611 44.818% 1770611 44.818%
CORE_MEM_LATENCY_DPRF 0 0.000% 0 0.000%
CORE_MEM_LATENCY_WB 1302626 32.972% 1302626 32.972%
CORE_MEM_LATENCY_WB_NODIRTY 0 0.000% 0 0.000%
3950647 100.000% 3950647 100.000%
4.85 1.99 4.85 1.99
CORE_MEM_STALLING_LATENCY_IFETCH 0 -nan% 0 -nan%
CORE_MEM_STALLING_LATENCY_DFETCH 0 -nan% 0 -nan%
CORE_MEM_STALLING_LATENCY_DSTORE 0 -nan% 0 -nan%
CORE_MEM_STALLING_LATENCY_IPRF 0 -nan% 0 -nan%
CORE_MEM_STALLING_LATENCY_DPRF 0 -nan% 0 -nan%
CORE_MEM_STALLING_LATENCY_WB 0 -nan% 0 -nan%
CORE_MEM_STALLING_LATENCY_WB_NODIRTY 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
TOTAL_L1_MISS_LATENCY 3950647 183.3247 3950647 183.3247
TOTAL_L1_MISS_LATENCY_DEMAND 2478092 239.5449 2478092 239.5449
TOTAL_L1_MISS_LATENCY_PREF 1472555 131.4195 1472555 131.4195
CORE_L1_MISS_LATENCY 3950647 183.3247 3950647 183.3247
CORE_L1_MISS_LATENCY_DEMAND 2478092 239.5449 2478092 239.5449
CORE_L1_MISS_LATENCY_PREF 1472555 131.4195 1472555 131.4195
CORE_EVICTED_L1_DEMAND 0 -nan% 0 -nan%
CORE_EVICTED_L1_PREF_USED 0 -nan% 0 -nan%
CORE_EVICTED_L1_PREF_NOT_USED 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CORE_EVICTED_MLC_DEMAND 2484 53.639% 2484 53.639%
CORE_EVICTED_MLC_PREF_USED 701 15.137% 701 15.137%
CORE_EVICTED_MLC_PREF_NOT_USED 1446 31.224% 1446 31.224%
4631 100.000% 4631 100.000%
0.78 0.81 0.78 0.81
CORE_MEM_LATENCY_AVE_DEMAND 191168 inf 191168 inf
CORE_MEM_LATENCY_AVE_PREF_USED 184173 inf 184173 inf
CORE_MEM_LATENCY_AVE_PREF_NOT_USED 537233 inf 537233 inf
DRAM_LATENCY 0 0
TOTAL_DRAM_LATENCY 0 0
DRAM_CLOSED_PAGE_POLICY_CMD 0 0
DRAM_ACTIVATE_STALLING 0 0
DRAM_PRECHARGE_STALLING 0 0
DRAM_PRECHARGE_STALLING_WAIT_CYCLES 0 0
L1_STAY_DEMAND 0 -nan 0 -nan
L1_STAY_PREF_USED 0 -nan 0 -nan
L1_STAY_PREF_NOT_USED 0 -nan 0 -nan
TOTAL_DATA_MISS_LATENCY 1438608 1438608
TOTAL_DATA_MISS_COUNT 11673 11673
CORE_PREF_L1_NOT_USED_LATENCY200 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_LATENCY400 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_LATENCY600 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_LATENCY800 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_LATENCY1000 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_LATENCY1200 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_LATENCY1400 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_LATENCY1600 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_LATENCY1600MORE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CORE_PREF_L1_NOT_USED_DISTANCE_1 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_2 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_4 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_8 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_16 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_32 0 -nan% 0 -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_MORE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CORE_PREF_L1_USED_LATENCY200 0 -nan% 0 -nan%
CORE_PREF_L1_USED_LATENCY400 0 -nan% 0 -nan%
CORE_PREF_L1_USED_LATENCY600 0 -nan% 0 -nan%
CORE_PREF_L1_USED_LATENCY800 0 -nan% 0 -nan%
CORE_PREF_L1_USED_LATENCY1000 0 -nan% 0 -nan%
CORE_PREF_L1_USED_LATENCY1200 0 -nan% 0 -nan%
CORE_PREF_L1_USED_LATENCY1400 0 -nan% 0 -nan%
CORE_PREF_L1_USED_LATENCY1600 0 -nan% 0 -nan%
CORE_PREF_L1_USED_LATENCY1600MORE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CORE_PREF_L1_USED_DISTANCE_1 0 -nan% 0 -nan%
CORE_PREF_L1_USED_DISTANCE_2 0 -nan% 0 -nan%
CORE_PREF_L1_USED_DISTANCE_4 0 -nan% 0 -nan%
CORE_PREF_L1_USED_DISTANCE_8 0 -nan% 0 -nan%
CORE_PREF_L1_USED_DISTANCE_16 0 -nan% 0 -nan%
CORE_PREF_L1_USED_DISTANCE_32 0 -nan% 0 -nan%
CORE_PREF_L1_USED_DISTANCE_MORE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CORE_PREF_L1_DEMAND_LATENCY300 0 -nan% 0 -nan%
CORE_PREF_L1_DEMAND_LATENCY400 0 -nan% 0 -nan%
CORE_PREF_L1_DEMAND_LATENCY500 0 -nan% 0 -nan%
CORE_PREF_L1_DEMAND_LATENCY600 0 -nan% 0 -nan%
CORE_PREF_L1_DEMAND_LATENCY700 0 -nan% 0 -nan%
CORE_PREF_L1_DEMAND_LATENCY800 0 -nan% 0 -nan%
CORE_PREF_L1_DEMAND_LATENCY900 0 -nan% 0 -nan%
CORE_PREF_L1_DEMAND_LATENCY1000 0 -nan% 0 -nan%
CORE_PREF_L1_DEMAND_LATENCY1000MORE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CORE_PREF_MLC_NOT_USED_LATENCY200 214 14.799% 214 14.799%
CORE_PREF_MLC_NOT_USED_LATENCY400 711 49.170% 711 49.170%
CORE_PREF_MLC_NOT_USED_LATENCY600 429 29.668% 429 29.668%
CORE_PREF_MLC_NOT_USED_LATENCY800 51 3.527% 51 3.527%
CORE_PREF_MLC_NOT_USED_LATENCY1000 2 0.138% 2 0.138%
CORE_PREF_MLC_NOT_USED_LATENCY1200 0 0.000% 0 0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1400 9 0.622% 9 0.622%
CORE_PREF_MLC_NOT_USED_LATENCY1600 8 0.553% 8 0.553%
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE 22 1.521% 22 1.521%
1446 100.000% 1446 100.000%
1.39 1.13 1.39 1.13
CORE_PREF_MLC_USED_LATENCY200 267 38.088% 267 38.088%
CORE_PREF_MLC_USED_LATENCY400 290 41.369% 290 41.369%
CORE_PREF_MLC_USED_LATENCY600 126 17.974% 126 17.974%
CORE_PREF_MLC_USED_LATENCY800 10 1.427% 10 1.427%
CORE_PREF_MLC_USED_LATENCY1000 1 0.143% 1 0.143%
CORE_PREF_MLC_USED_LATENCY1200 0 0.000% 0 0.000%
CORE_PREF_MLC_USED_LATENCY1400 2 0.285% 2 0.285%
CORE_PREF_MLC_USED_LATENCY1600 3 0.428% 3 0.428%
CORE_PREF_MLC_USED_LATENCY1600MORE 2 0.285% 2 0.285%
701 100.000% 701 100.000%
0.89 0.83 0.89 0.83
CORE_PREF_MLC_DEMAND_LATENCY300 2424 97.585% 2424 97.585%
CORE_PREF_MLC_DEMAND_LATENCY400 20 0.805% 20 0.805%
CORE_PREF_MLC_DEMAND_LATENCY500 9 0.362% 9 0.362%
CORE_PREF_MLC_DEMAND_LATENCY600 7 0.282% 7 0.282%
CORE_PREF_MLC_DEMAND_LATENCY700 6 0.242% 6 0.242%
CORE_PREF_MLC_DEMAND_LATENCY800 0 0.000% 0 0.000%
CORE_PREF_MLC_DEMAND_LATENCY900 3 0.121% 3 0.121%
CORE_PREF_MLC_DEMAND_LATENCY1000 1 0.040% 1 0.040%
CORE_PREF_MLC_DEMAND_LATENCY1000MORE 14 0.564% 14 0.564%
2484 100.000% 2484 100.000%
0.09 0.70 0.09 0.70
TOTAL_BATCH_FORMED 0 0
TOTAL_BATCH_MEM_REQ_MARKED 0 -nan 0 -nan
CORE_BATCH_MEM_REQ_MARKED 0 -nan 0 -nan
CORE_BATCH_MEM_REQ_MARKED_DEMAND 0 -nan 0 -nan
CORE_BATCH_MEM_REQ_MARKED_PREF 0 -nan 0 -nan
DRAM_ROW_BATCHES 0 0
REJECTED_QUEUE_MLC 0 0
REJECTED_QUEUE_L1 0 0
REJECTED_QUEUE_BUS_OUT 0 0
LEADING_LOAD_LATENCY 0 0.0000 0 0.0000
LEADING_LOADS 0 0.0000 0 0.0000
MEM_REQ_CRITICAL_PATH_LENGTH 0 0.0000 0 0.0000
TOTAL_MEM_REQ_LATENCY 0 0
TOTAL_CRITICAL_MEM_REQ_LATENCY 0 -nan 0 -nan
TOTAL_CRITICAL_BANK_LATENCY 0 -nan 0 -nan
TOTAL_MEMORY_SLACK 0 0.0000 0 0.0000
TOTAL_CHIP_UTILIZATION 0 0.0000 0 0.0000
CHIP_BUSY_UNDER_CRITICAL_REQS 0 0.0000 0 0.0000
PERF_PRED_NUM_STAT_RESETS 0 0
PERF_PRED_RESET_STATS_CYCLE 0 0
PERF_PRED_CYCLE 3811146 3811146
ESTIMATED_ALONE_CYCLES 0 0.0000 0 0.0000
NUM_WINDOWS_WITH_DCACHE_MISS 14942 14942
LONGEST_DCACHE_MISS_CHAIN 50200 50200
NUM_DCACHE_MISSES_IN_WINDOW_1 2674 17.896% 2674 17.896%
NUM_DCACHE_MISSES_IN_WINDOW_2 2264 15.152% 2264 15.152%
NUM_DCACHE_MISSES_IN_WINDOW_3 2172 14.536% 2172 14.536%
NUM_DCACHE_MISSES_IN_WINDOW_4 1520 10.173% 1520 10.173%
NUM_DCACHE_MISSES_IN_WINDOW_5 2951 19.750% 2951 19.750%
NUM_DCACHE_MISSES_IN_WINDOW_6 825 5.521% 825 5.521%
NUM_DCACHE_MISSES_IN_WINDOW_7 716 4.792% 716 4.792%
NUM_DCACHE_MISSES_IN_WINDOW_8 465 3.112% 465 3.112%
NUM_DCACHE_MISSES_IN_WINDOW_9 364 2.436% 364 2.436%
NUM_DCACHE_MISSES_IN_WINDOW_10 296 1.981% 296 1.981%
NUM_DCACHE_MISSES_IN_WINDOW_11 188 1.258% 188 1.258%
NUM_DCACHE_MISSES_IN_WINDOW_12 109 0.729% 109 0.729%
NUM_DCACHE_MISSES_IN_WINDOW_13 75 0.502% 75 0.502%
NUM_DCACHE_MISSES_IN_WINDOW_14 54 0.361% 54 0.361%
NUM_DCACHE_MISSES_IN_WINDOW_15 40 0.268% 40 0.268%
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE 229 1.533% 229 1.533%
14942 100.000% 14942 100.000%
3.27 2.75 3.27 2.75
DCACHE_MLP_IN_WINDOW_1_0 9149 61.230% 9149 61.230%
DCACHE_MLP_IN_WINDOW_1_5 4257 28.490% 4257 28.490%
DCACHE_MLP_IN_WINDOW_2_0 1033 6.913% 1033 6.913%
DCACHE_MLP_IN_WINDOW_2_5 249 1.666% 249 1.666%
DCACHE_MLP_IN_WINDOW_3_0 114 0.763% 114 0.763%
DCACHE_MLP_IN_WINDOW_3_5 43 0.288% 43 0.288%
DCACHE_MLP_IN_WINDOW_4_0 46 0.308% 46 0.308%
DCACHE_MLP_IN_WINDOW_4_5 9 0.060% 9 0.060%
DCACHE_MLP_IN_WINDOW_5_0 22 0.147% 22 0.147%
DCACHE_MLP_IN_WINDOW_5_5 5 0.033% 5 0.033%
DCACHE_MLP_IN_WINDOW_6_0 4 0.027% 4 0.027%
DCACHE_MLP_IN_WINDOW_6_5 6 0.040% 6 0.040%
DCACHE_MLP_IN_WINDOW_7_0 2 0.013% 2 0.013%
DCACHE_MLP_IN_WINDOW_7_5 0 0.000% 0 0.000%
DCACHE_MLP_IN_WINDOW_8_0 1 0.007% 1 0.007%
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE 2 0.013% 2 0.013%
14942 100.000% 14942 100.000%
0.57 0.89 0.57 0.89
PARAM_CHIP_CYCLE_TIME 0 0
PARAM_CORE_CYCLE_TIME 312500 312500
PARAM_L1_CYCLE_TIME 312500 312500
PARAM_MEMORY_CYCLE_TIME 833333 833333
MEM_REQ_NON_SCHEDULED__0 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED__4 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED__8 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_12 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_16 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_20 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_24 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_28 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_32 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_36 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_40 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_44 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_48 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_52 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_56 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_60 0 -nan% 0 -nan%
MEM_REQ_NON_SCHEDULED_64 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MEM_REQ_DEMANDS__0 3702301 97.144% 3702301 97.144%
MEM_REQ_DEMANDS__4 79843 2.095% 79843 2.095%
MEM_REQ_DEMANDS__8 13100 0.344% 13100 0.344%
MEM_REQ_DEMANDS_12 8045 0.211% 8045 0.211%
MEM_REQ_DEMANDS_16 3263 0.086% 3263 0.086%
MEM_REQ_DEMANDS_20 1565 0.041% 1565 0.041%
MEM_REQ_DEMANDS_24 1075 0.028% 1075 0.028%
MEM_REQ_DEMANDS_28 1954 0.051% 1954 0.051%
MEM_REQ_DEMANDS_32 0 0.000% 0 0.000%
MEM_REQ_DEMANDS_36 0 0.000% 0 0.000%
MEM_REQ_DEMANDS_40 0 0.000% 0 0.000%
MEM_REQ_DEMANDS_44 0 0.000% 0 0.000%
MEM_REQ_DEMANDS_48 0 0.000% 0 0.000%
MEM_REQ_DEMANDS_52 0 0.000% 0 0.000%
MEM_REQ_DEMANDS_56 0 0.000% 0 0.000%
MEM_REQ_DEMANDS_60 0 0.000% 0 0.000%
MEM_REQ_DEMANDS_64 0 0.000% 0 0.000%
3811146 100.000% 3811146 100.000%
0.04 0.33 0.04 0.33
MEM_REQ_PREFS__0 2984638 78.313% 2984638 78.313%
MEM_REQ_PREFS__4 490034 12.858% 490034 12.858%
MEM_REQ_PREFS__8 186032 4.881% 186032 4.881%
MEM_REQ_PREFS_12 60284 1.582% 60284 1.582%
MEM_REQ_PREFS_16 23972 0.629% 23972 0.629%
MEM_REQ_PREFS_20 14243 0.374% 14243 0.374%
MEM_REQ_PREFS_24 46516 1.221% 46516 1.221%
MEM_REQ_PREFS_28 5427 0.142% 5427 0.142%
MEM_REQ_PREFS_32 0 0.000% 0 0.000%
MEM_REQ_PREFS_36 0 0.000% 0 0.000%
MEM_REQ_PREFS_40 0 0.000% 0 0.000%
MEM_REQ_PREFS_44 0 0.000% 0 0.000%
MEM_REQ_PREFS_48 0 0.000% 0 0.000%
MEM_REQ_PREFS_52 0 0.000% 0 0.000%
MEM_REQ_PREFS_56 0 0.000% 0 0.000%
MEM_REQ_PREFS_60 0 0.000% 0 0.000%
MEM_REQ_PREFS_64 0 0.000% 0 0.000%
3811146 100.000% 3811146 100.000%
0.40 0.94 0.40 0.94
MEM_REQ_WRITEBACKS__0 3808083 99.920% 3808083 99.920%
MEM_REQ_WRITEBACKS__4 2949 0.077% 2949 0.077%
MEM_REQ_WRITEBACKS__8 114 0.003% 114 0.003%
MEM_REQ_WRITEBACKS_12 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_16 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_20 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_24 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_28 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_32 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_36 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_40 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_44 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_48 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_52 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_56 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_60 0 0.000% 0 0.000%
MEM_REQ_WRITEBACKS_64 0 0.000% 0 0.000%
3811146 100.000% 3811146 100.000%
0.00 0.03 0.00 0.03
MEM_REQ_DEMAND_CYCLES 2633677 2633677
MEM_REQ_PREF_CYCLES 8526893 8526893
MEM_REQ_WB_CYCLES 344677 344677
DRAM_CHANNEL_REQS 0 0
DRAM_CHANNEL_CRIT_REQS 0 0
DRAM_CHANNEL_CRIT_DIR_SWITCHES 0 0
DRAM_BANK_CRIT_REQS 0 0
DRAM_INSTA_MLP_SAMPLES 0 0
DRAM_INSTA_MLP_UNIQUE_REQS 0 -nan 0 -nan
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000 0 -nan 0 -nan
DRAM_GLOBAL_MLP 0 -nan 0 -nan
DRAM_GLOBAL_MLP_0 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_1 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_2 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_3 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_4 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_5 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_6 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_7 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_8 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_9 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_10 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_11 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_12 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_13 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_14 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_15 0 -nan% 0 -nan%
DRAM_GLOBAL_MLP_16 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DRAM_TOTAL_GLOBAL_MLP_0 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_1 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_2 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_3 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_4 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_5 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_6 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_7 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_8 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_9 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_10 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_11 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_12 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_13 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_14 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_15 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_16 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_17 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_18 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_19 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_20 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_21 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_22 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_23 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_24 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_25 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_26 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_27 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_28 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_29 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_30 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_31 0 -nan% 0 -nan%
DRAM_TOTAL_GLOBAL_MLP_32 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
UNIQUE_ROWS_PER_BANK_0 0 -nan% 0 -nan%
UNIQUE_ROWS_PER_BANK_1 0 -nan% 0 -nan%
UNIQUE_ROWS_PER_BANK_2 0 -nan% 0 -nan%
UNIQUE_ROWS_PER_BANK_3 0 -nan% 0 -nan%
UNIQUE_ROWS_PER_BANK_4 0 -nan% 0 -nan%
UNIQUE_ROWS_PER_BANK_5 0 -nan% 0 -nan%
UNIQUE_ROWS_PER_BANK_6 0 -nan% 0 -nan%
UNIQUE_ROWS_PER_BANK_7 0 -nan% 0 -nan%
UNIQUE_ROWS_PER_BANK_MORE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CORE_UNIQUE_ROWS_PER_BANK_0 0 -nan% 0 -nan%
CORE_UNIQUE_ROWS_PER_BANK_1 0 -nan% 0 -nan%
CORE_UNIQUE_ROWS_PER_BANK_2 0 -nan% 0 -nan%
CORE_UNIQUE_ROWS_PER_BANK_3 0 -nan% 0 -nan%
CORE_UNIQUE_ROWS_PER_BANK_4 0 -nan% 0 -nan%
CORE_UNIQUE_ROWS_PER_BANK_5 0 -nan% 0 -nan%
CORE_UNIQUE_ROWS_PER_BANK_6 0 -nan% 0 -nan%
CORE_UNIQUE_ROWS_PER_BANK_7 0 -nan% 0 -nan%
CORE_UNIQUE_ROWS_PER_BANK_MORE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
CORES_PER_BANK_0 0 -nan% 0 -nan%
CORES_PER_BANK_1 0 -nan% 0 -nan%
CORES_PER_BANK_2 0 -nan% 0 -nan%
CORES_PER_BANK_3 0 -nan% 0 -nan%
CORES_PER_BANK_4 0 -nan% 0 -nan%
CORES_PER_BANK_5 0 -nan% 0 -nan%
CORES_PER_BANK_6 0 -nan% 0 -nan%
CORES_PER_BANK_7 0 -nan% 0 -nan%
CORES_PER_BANK_MORE 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MEM_BANKS_WITH_REQS_0 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_1 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_2 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_3 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_4 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_5 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_6 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_7 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_8 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_9 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_10 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_11 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_12 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_13 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_14 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_15 0 -nan% 0 -nan%
MEM_BANKS_WITH_REQS_16 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MEM_BANKS_WITH_REQS 0 0
DRAM_CHANNEL_IN_DEMAND 0 0
DRAM_BUS_IN_DEMAND 0 0
DRAM_BANK_IN_DEMAND 0 0
DRAM_BANK_IN_DEMAND_STALLING 0 0
DRAM_ANY_BANK_IN_DEMAND 0 0
DRAM_BANK_IN_DEMAND_BANK_0 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_1 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_2 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_3 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_4 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_5 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_6 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_7 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_8 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_9 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_10 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_11 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_12 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_13 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_14 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_15 0 -nan% 0 -nan%
DRAM_BANK_IN_DEMAND_BANK_16 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DRAM_CONTENTION_BUS 0 -nan 0 -nan
DRAM_CONTENTION_BANKS 0 -nan 0 -nan
DRAM_CONTENTION_FAW 0 -nan 0 -nan
DRAM_CONTENTION_BANKS_TIMES_1000 0 -nan 0 -nan
DRAM_STALL_OTHER_CORE 0 0
DRAM_STALLED_BY_OTHER_CORE 0 0
DRAM_MP_CRIT_PATH 0 0
DRAM_MP_CRIT_PATH_BUS 0 -nan 0 -nan
DRAM_MP_CRIT_PATH_BANK 0 -nan 0 -nan
DRAM_MP_CRIT_PATH_BANK_TRAS 0 -nan 0 -nan
DRAM_MP_CRIT_PATH_FAW 0 -nan 0 -nan
DRAM_BLACK_BOX_SERVICE_TIMES_1000 0 0
DRAM_BLACK_BOX_REQS_BUSY_0 0 -nan% 0 -nan%
DRAM_BLACK_BOX_REQS_BUSY_1 0 -nan% 0 -nan%
DRAM_BLACK_BOX_REQS_BUSY_2 0 -nan% 0 -nan%
DRAM_BLACK_BOX_REQS_BUSY_3 0 -nan% 0 -nan%
DRAM_BLACK_BOX_REQS_BUSY_4 0 -nan% 0 -nan%
DRAM_BLACK_BOX_REQS_BUSY_5 0 -nan% 0 -nan%
DRAM_BLACK_BOX_REQS_BUSY_6 0 -nan% 0 -nan%
DRAM_BLACK_BOX_REQS_BUSY_7 0 -nan% 0 -nan%
DRAM_BLACK_BOX_REQS_BUSY_8 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
NUM_MEM_SCHED_DECISIONS 0 0
MEM_REQ_NON_SCHEDULED_CANDIDATES 0 -nan 0 -nan
NUM_MEM_SCHED_DECISIONS_PER_BANK 0 0
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK 0 -nan 0 -nan
ROW_BUFFER_HITS_BANK_0 0 -nan% 0 -nan%
ROW_BUFFER_HITS_BANK_1 0 -nan% 0 -nan%
ROW_BUFFER_HITS_BANK_2 0 -nan% 0 -nan%
ROW_BUFFER_HITS_BANK_3 0 -nan% 0 -nan%
ROW_BUFFER_HITS_BANK_4 0 -nan% 0 -nan%
ROW_BUFFER_HITS_BANK_5 0 -nan% 0 -nan%
ROW_BUFFER_HITS_BANK_6 0 -nan% 0 -nan%
ROW_BUFFER_HITS_BANK_7 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
ROW_BUFFER_CONFLICTS_BANK_0 0 -nan% 0 -nan%
ROW_BUFFER_CONFLICTS_BANK_1 0 -nan% 0 -nan%
ROW_BUFFER_CONFLICTS_BANK_2 0 -nan% 0 -nan%
ROW_BUFFER_CONFLICTS_BANK_3 0 -nan% 0 -nan%
ROW_BUFFER_CONFLICTS_BANK_4 0 -nan% 0 -nan%
ROW_BUFFER_CONFLICTS_BANK_5 0 -nan% 0 -nan%
ROW_BUFFER_CONFLICTS_BANK_6 0 -nan% 0 -nan%
ROW_BUFFER_CONFLICTS_BANK_7 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
MEM_BANK_WAITING_CYCLES 0 0
MEM_WAITING_CYCLES_TIMES_840 0 0
MEM_PROB_WAITING_CYCLES 0 0
DRAM_SCHED_QUANTA 0 0
DRAM_SCHED_CORE_PRIORITY_0 0 -nan% 0 -nan%
DRAM_SCHED_CORE_PRIORITY_1 0 -nan% 0 -nan%
DRAM_SCHED_CORE_PRIORITY_2 0 -nan% 0 -nan%
DRAM_SCHED_CORE_PRIORITY_3 0 -nan% 0 -nan%
DRAM_SCHED_CORE_PRIORITY_4 0 -nan% 0 -nan%
DRAM_SCHED_CORE_PRIORITY_5 0 -nan% 0 -nan%
DRAM_SCHED_CORE_PRIORITY_6 0 -nan% 0 -nan%
DRAM_SCHED_CORE_PRIORITY_7 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DRAM_SCHED_CMD_SCHEDULED 0 -nan 0 -nan
DRAM_SCHED_DIFF_CORE_AVAILABLE 0 -nan 0 -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1 0 -nan% 0 -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2 0 -nan% 0 -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3 0 -nan% 0 -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4 0 -nan% 0 -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5 0 -nan% 0 -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6 0 -nan% 0 -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7 0 -nan% 0 -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT 0 0
DRAM_BANK_WAIT_CYCLES_ROW_MISS 0 0
DRAM_BANK_WAIT_CYCLES_ROW_HIT 0 0
DRAM_ROW_OPEN_WAIT 0 0
MEM_QUEUE_ARRIVAL_DISTANCE_0 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_10 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_20 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_30 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_40 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_50 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_60 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_70 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_80 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_90 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_100 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_110 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_120 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_130 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_140 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_150 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_160 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_170 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_180 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_190 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_200 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_210 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_220 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_230 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_240 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_250 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_260 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_270 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_280 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_290 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_300 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_310 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_320 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_330 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_340 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_350 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_360 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_370 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_380 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_390 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_400 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_410 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_420 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_430 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_440 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_450 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_460 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_470 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_480 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_490 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_500 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_510 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_520 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_530 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_540 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_550 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_560 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_570 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_580 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_590 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_600 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_610 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_620 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_630 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_640 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_650 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_660 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_670 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_680 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_690 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_700 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_710 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_720 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_730 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_740 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_750 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_760 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_770 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_780 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_790 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_800 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_810 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_820 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_830 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_840 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_850 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_860 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_870 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_880 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_890 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_900 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_910 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_920 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_930 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_940 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_950 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_960 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_970 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_980 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_990 0 -nan% 0 -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_1000 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
EQUAL_USE_QUANTUMS 0 0
EQUAL_USE_BW_MEASURE_PERIODS 0 0
EQUAL_USE_BW 0 0
EQUAL_USE_BOTTLENECK_BUS 0 -nan% 0 -nan%
EQUAL_USE_BOTTLENECK_BANK 0 -nan% 0 -nan%
EQUAL_USE_BOTTLENECK_FAW 0 -nan% 0 -nan%
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
EQUAL_USE_BW_BUS 0 0
EQUAL_USE_BW_BANK 0 0
EQUAL_USE_BW_FAW 0 0
EQUAL_USE_BW_BUS_PLUS_FAW 0 0
EQUAL_USE_BW_BUS_PLUS_FAW2 0 0
EQUAL_USE_BW_BUS_PLUS_FAW3 0 0
EQUAL_USE_BW_CRIT_PATH 0 0
EQUAL_USE_BW_BLACK_BOX 0 0
DRAM_BANK_SERVICE 0 0
DRAM_CONTENDED_BANK_SERVICE 0 0
DRAM_BUS_DIR_SWITCHES 0 0
DRAM_ACTIVATE_TO_COLUMN_LATENCY 0 0
DRAM_ACTIVATE_TO_READ 0 0
DRAM_ACTIVATE_TO_READ_LATENCY 0 -nan 0 -nan
DRAM_ACTIVATE_TO_WRITE 0 0
DRAM_ACTIVATE_TO_WRITE_LATENCY 0 -nan 0 -nan
EQUAL_USE_PRIORITY_0 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_1 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_2 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_3 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_4 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_5 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_6 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_7 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_8 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_9 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_10 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_11 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_12 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_13 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_14 0 -nan% 0 -nan%
EQUAL_USE_PRIORITY_15 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DRAM_ROW_ACCESSES_0 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_1 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_2 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_3 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_4 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_5 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_6 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_7 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_8 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_9 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_10 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_11 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_12 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_13 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_14 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_15 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_16 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_17 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_18 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_19 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_20 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_21 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_22 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_23 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_24 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_25 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_26 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_27 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_28 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_29 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_30 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_31 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_32 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_33 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_34 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_35 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_36 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_37 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_38 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_39 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_40 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_41 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_42 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_43 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_44 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_45 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_46 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_47 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_48 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_49 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_50 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_51 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_52 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_53 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_54 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_55 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_56 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_57 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_58 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_59 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_60 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_61 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_62 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_63 0 -nan% 0 -nan%
DRAM_ROW_ACCESSES_64 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DRAM_NUM_REQS_0_TOTAL 0 0
DRAM_NUM_REQS_1_TOTAL 0 0
DRAM_NUM_REQS_2_TOTAL 0 0
DRAM_NUM_REQS_3_TOTAL 0 0
DRAM_NUM_REQS_4_TOTAL 0 0
DRAM_NUM_REQS_5_TOTAL 0 0
DRAM_NUM_REQS_6_TOTAL 0 0
DRAM_NUM_REQS_7_TOTAL 0 0
DRAM_NUM_REQS_8_TOTAL 0 0
DRAM_NUM_REQS_9_TOTAL 0 0
DRAM_NUM_REQS_10_TOTAL 0 0
DRAM_NUM_REQS_11_TOTAL 0 0
DRAM_NUM_REQS_12_TOTAL 0 0
DRAM_NUM_REQS_13_TOTAL 0 0
DRAM_NUM_REQS_14_TOTAL 0 0
DRAM_NUM_REQS_15_TOTAL 0 0
DRAM_NUM_REQS_16_TOTAL 0 0
DRAM_NUM_REQS_17_TOTAL 0 0
DRAM_NUM_REQS_18_TOTAL 0 0
DRAM_NUM_REQS_19_TOTAL 0 0
DRAM_NUM_REQS_20_TOTAL 0 0
DRAM_NUM_REQS_21_TOTAL 0 0
DRAM_NUM_REQS_22_TOTAL 0 0
DRAM_NUM_REQS_23_TOTAL 0 0
DRAM_NUM_REQS_24_TOTAL 0 0
DRAM_NUM_REQS_25_TOTAL 0 0
DRAM_NUM_REQS_26_TOTAL 0 0
DRAM_NUM_REQS_27_TOTAL 0 0
DRAM_NUM_REQS_28_TOTAL 0 0
DRAM_NUM_REQS_29_TOTAL 0 0
DRAM_NUM_REQS_30_TOTAL 0 0
DRAM_NUM_REQS_31_TOTAL 0 0
DRAM_NUM_REQS_32_TOTAL 0 0
DRAM_NUM_REQS_0_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_0_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_0_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_0_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_0_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_0_WB 0 -nan 0 -nan
DRAM_NUM_REQS_0_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_1_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_1_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_1_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_1_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_1_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_1_WB 0 -nan 0 -nan
DRAM_NUM_REQS_1_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_2_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_2_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_2_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_2_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_2_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_2_WB 0 -nan 0 -nan
DRAM_NUM_REQS_2_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_3_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_3_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_3_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_3_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_3_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_3_WB 0 -nan 0 -nan
DRAM_NUM_REQS_3_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_4_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_4_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_4_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_4_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_4_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_4_WB 0 -nan 0 -nan
DRAM_NUM_REQS_4_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_5_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_5_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_5_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_5_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_5_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_5_WB 0 -nan 0 -nan
DRAM_NUM_REQS_5_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_6_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_6_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_6_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_6_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_6_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_6_WB 0 -nan 0 -nan
DRAM_NUM_REQS_6_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_7_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_7_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_7_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_7_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_7_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_7_WB 0 -nan 0 -nan
DRAM_NUM_REQS_7_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_8_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_8_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_8_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_8_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_8_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_8_WB 0 -nan 0 -nan
DRAM_NUM_REQS_8_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_9_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_9_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_9_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_9_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_9_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_9_WB 0 -nan 0 -nan
DRAM_NUM_REQS_9_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_10_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_10_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_10_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_10_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_10_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_10_WB 0 -nan 0 -nan
DRAM_NUM_REQS_10_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_11_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_11_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_11_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_11_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_11_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_11_WB 0 -nan 0 -nan
DRAM_NUM_REQS_11_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_12_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_12_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_12_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_12_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_12_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_12_WB 0 -nan 0 -nan
DRAM_NUM_REQS_12_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_13_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_13_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_13_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_13_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_13_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_13_WB 0 -nan 0 -nan
DRAM_NUM_REQS_13_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_14_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_14_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_14_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_14_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_14_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_14_WB 0 -nan 0 -nan
DRAM_NUM_REQS_14_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_15_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_15_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_15_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_15_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_15_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_15_WB 0 -nan 0 -nan
DRAM_NUM_REQS_15_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_16_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_16_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_16_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_16_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_16_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_16_WB 0 -nan 0 -nan
DRAM_NUM_REQS_16_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_17_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_17_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_17_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_17_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_17_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_17_WB 0 -nan 0 -nan
DRAM_NUM_REQS_17_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_18_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_18_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_18_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_18_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_18_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_18_WB 0 -nan 0 -nan
DRAM_NUM_REQS_18_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_19_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_19_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_19_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_19_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_19_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_19_WB 0 -nan 0 -nan
DRAM_NUM_REQS_19_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_20_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_20_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_20_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_20_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_20_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_20_WB 0 -nan 0 -nan
DRAM_NUM_REQS_20_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_21_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_21_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_21_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_21_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_21_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_21_WB 0 -nan 0 -nan
DRAM_NUM_REQS_21_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_22_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_22_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_22_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_22_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_22_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_22_WB 0 -nan 0 -nan
DRAM_NUM_REQS_22_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_23_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_23_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_23_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_23_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_23_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_23_WB 0 -nan 0 -nan
DRAM_NUM_REQS_23_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_24_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_24_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_24_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_24_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_24_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_24_WB 0 -nan 0 -nan
DRAM_NUM_REQS_24_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_25_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_25_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_25_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_25_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_25_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_25_WB 0 -nan 0 -nan
DRAM_NUM_REQS_25_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_26_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_26_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_26_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_26_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_26_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_26_WB 0 -nan 0 -nan
DRAM_NUM_REQS_26_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_27_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_27_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_27_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_27_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_27_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_27_WB 0 -nan 0 -nan
DRAM_NUM_REQS_27_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_28_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_28_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_28_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_28_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_28_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_28_WB 0 -nan 0 -nan
DRAM_NUM_REQS_28_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_29_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_29_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_29_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_29_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_29_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_29_WB 0 -nan 0 -nan
DRAM_NUM_REQS_29_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_30_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_30_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_30_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_30_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_30_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_30_WB 0 -nan 0 -nan
DRAM_NUM_REQS_30_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_31_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_31_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_31_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_31_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_31_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_31_WB 0 -nan 0 -nan
DRAM_NUM_REQS_31_WB_NODIRTY 0 -nan 0 -nan
DRAM_NUM_REQS_32_IFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_32_DFETCH 0 -nan 0 -nan
DRAM_NUM_REQS_32_DSTORE 0 -nan 0 -nan
DRAM_NUM_REQS_32_IPRF 0 -nan 0 -nan
DRAM_NUM_REQS_32_DPRF 0 -nan 0 -nan
DRAM_NUM_REQS_32_WB 0 -nan 0 -nan
DRAM_NUM_REQS_32_WB_NODIRTY 0 -nan 0 -nan
DRAM_BOTTLENECK_BUS_0 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BUS_10 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BUS_20 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BUS_30 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BUS_40 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BUS_50 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BUS_60 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BUS_70 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BUS_80 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BUS_90 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BUS_100 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DRAM_BOTTLENECK_BANKS_0 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BANKS_10 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BANKS_20 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BANKS_30 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BANKS_40 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BANKS_50 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BANKS_60 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BANKS_70 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BANKS_80 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BANKS_90 0 -nan% 0 -nan%
DRAM_BOTTLENECK_BANKS_100 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DRAM_BOTTLENECK_FAW_0 0 -nan% 0 -nan%
DRAM_BOTTLENECK_FAW_10 0 -nan% 0 -nan%
DRAM_BOTTLENECK_FAW_20 0 -nan% 0 -nan%
DRAM_BOTTLENECK_FAW_30 0 -nan% 0 -nan%
DRAM_BOTTLENECK_FAW_40 0 -nan% 0 -nan%
DRAM_BOTTLENECK_FAW_50 0 -nan% 0 -nan%
DRAM_BOTTLENECK_FAW_60 0 -nan% 0 -nan%
DRAM_BOTTLENECK_FAW_70 0 -nan% 0 -nan%
DRAM_BOTTLENECK_FAW_80 0 -nan% 0 -nan%
DRAM_BOTTLENECK_FAW_90 0 -nan% 0 -nan%
DRAM_BOTTLENECK_FAW_100 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING 0 0
KNOWN_BAD_ADDRESS 0 0.000% 0 0.000%
GOOD_ADDRESS 6461684 100.000% 6461684 100.000%
6461684 100.000% 6461684 100.000%
1.00 1.00 1.00 1.00
BBL_LENGTH_1 0 -nan% 0 -nan%
BBL_LENGTH_2 0 -nan% 0 -nan%
BBL_LENGTH_3 0 -nan% 0 -nan%
BBL_LENGTH_4 0 -nan% 0 -nan%
BBL_LENGTH_5 0 -nan% 0 -nan%
BBL_LENGTH_6 0 -nan% 0 -nan%
BBL_LENGTH_7 0 -nan% 0 -nan%
BBL_LENGTH_8 0 -nan% 0 -nan%
BBL_LENGTH_9 0 -nan% 0 -nan%
BBL_LENGTH_10 0 -nan% 0 -nan%
BBL_LENGTH_11 0 -nan% 0 -nan%
BBL_LENGTH_12 0 -nan% 0 -nan%
BBL_LENGTH_13 0 -nan% 0 -nan%
BBL_LENGTH_14 0 -nan% 0 -nan%
BBL_LENGTH_15 0 -nan% 0 -nan%
BBL_LENGTH_16 0 -nan% 0 -nan%
BBL_LENGTH_17 0 -nan% 0 -nan%
BBL_LENGTH_18 0 -nan% 0 -nan%
BBL_LENGTH_19 0 -nan% 0 -nan%
BBL_LENGTH_20 0 -nan% 0 -nan%
BBL_LENGTH_21 0 -nan% 0 -nan%
BBL_LENGTH_22 0 -nan% 0 -nan%
BBL_LENGTH_23 0 -nan% 0 -nan%
BBL_LENGTH_24 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
BBL_DONT_END_PRED_NT_LENGTH_1 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_2 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_3 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_4 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_5 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_6 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_7 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_8 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_9 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_10 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_11 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_12 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_13 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_14 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_15 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_16 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_17 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_18 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_19 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_20 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_21 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_22 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_23 0 -nan% 0 -nan%
BBL_DONT_END_PRED_NT_LENGTH_24 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan
DATA_LD_CYCLES_ONPATH 2470697 2470697
DATA_LD_CYCLES_OFFPATH 37171 37171
DATA_LD_MLC_CYCLES_ONPATH 896527 896527
DATA_LD_MLC_CYCLES_OFFPATH 34892 34892
DATA_LD_MLC_ACCESSES_ONPATH 44757 44757
DATA_LD_MLC_ACCESSES_OFFPATH 1737 1737
DATA_LD_L1_CYCLES_ONPATH 425539 425539
DATA_LD_L1_CYCLES_OFFPATH 0 0
DATA_LD_L1_ACCESSES_ONPATH 7210 7210
DATA_LD_L1_ACCESSES_OFFPATH 0 0
DATA_LD_MEM_CYCLES_ONPATH 1148631 1148631
DATA_LD_MEM_CYCLES_OFFPATH 2279 2279
DATA_LD_MEM_ACCESSES_ONPATH 5814 5814
DATA_LD_MEM_ACCESSES_OFFPATH 10 10
DATA_LD_PREF_CYCLES_ONPATH 0 0
DATA_LD_PREF_CYCLES_OFFPATH 0 0
DATA_LD_PREF_MLC_CYCLES_ONPATH 0 0
DATA_LD_PREF_MLC_CYCLES_OFFPATH 0 0
DATA_LD_PREF_L1_CYCLES_ONPATH 0 0
DATA_LD_PREF_L1_CYCLES_OFFPATH 0 0
DATA_LD_PREF_MEM_CYCLES_ONPATH 0 0
DATA_LD_PREF_MEM_CYCLES_OFFPATH 0 0
UOP_CACHE_LINE_EVICTED_USEFUL 342859 32.958% 342859 32.958%
UOP_CACHE_LINE_EVICTED_USELESS 697417 67.042% 697417 67.042%
1040276 100.000% 1040276 100.000%
0.67 0.61 0.67 0.61
|