Datasets:

shailja
/

Verilog_GitHub

Modalities:

Formats:

Size:

ArXiv:

Libraries:

License:

Dataset card Data Studio Files Files and versions

Verilog_GitHub / README.md

Commit History

Update README.md

1542010

shailja commited on Sep 20, 2023

initial commit

bbc7768

shailja commited on Dec 19, 2022