messages listlengths 3 3 | images listlengths 1 1 |
|---|---|
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_367_7.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_348_27.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_64_4.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_720_9.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_999_9.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_36_11.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_886_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_310_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_1047_21.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_796_17.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_386_1.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_370_14.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_186_5.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_102_6.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_466_6.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_48_11.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_31_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_821_13.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_234_1.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_287_12.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_386_2.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_219_5.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_32_1.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_367_8.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_728_1.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_137_21.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_31_4.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_367_9.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_755_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_768_11.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_102_15.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_107_9.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_952_15.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_836_1.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_263_8.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_328_8.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_720_17.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_121_2.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_661_9.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_219_4.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_1145_6.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_359_7.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_908_4.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_1324_4.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_282_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_361_4.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_692_13.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_57_18.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_720_23.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_189_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_966_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_892_10.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_1263_6.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_439_1.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_66_5.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_1145_7.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_1215_7.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_759_10.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_113_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_554_1.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_204_13.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_615_14.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_36_13.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_242_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_48_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_290_11.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_481_7.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_224_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_832_21.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_703_7.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_415_2.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_143_9.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_277_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_789_14.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_112_6.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_57_29.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_1155_12.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_505_5.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_22_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_1244_10.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_720_25.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_467_8.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_83_1.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_348_37.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_234_8.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_370_8.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_58_1.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_694_16.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_560_1.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_133_6.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_930_6.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_1110_17.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_201_10.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_72_2.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_48_2.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_359_5.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_348_15.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_110_17.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_446_3.png"
] |
[
{
"role": "system",
"content": "You are an AI assistant tasked with formal verification of register transfer level (RTL) designs.\nYour job is to translate a description of an assertion to concrete SystemVerilog Assertion (SVA) implementation.\n"
},
{
"role": "user",
"content": "Here is the test... | [
"CodeV-SVA-dataset-83K-sva2wavedrom-qwen3p6-plus-diagram-wave2sva-self-verified-pass-images/codev_seq_42K_961_3.png"
] |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.