Update README.md
Browse files
README.md
CHANGED
|
@@ -1,3 +1,41 @@
|
|
| 1 |
---
|
| 2 |
license: mit
|
| 3 |
---
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 1 |
---
|
| 2 |
license: mit
|
| 3 |
---
|
| 4 |
+
---
|
| 5 |
+
license: mit
|
| 6 |
+
---
|
| 7 |
+
# Moore Circuit Gen 1
|
| 8 |
+
## Model Description
|
| 9 |
+
Moore Circuit Gen 1 (MCG-1) is a graphGAN Deep Learning model that was trained on a subset of a dataset containing over 50,000 existing
|
| 10 |
+
digital logic circuit. This model is capable of generating viable random digital logic circuits without discontinuities or improper connections.
|
| 11 |
+
This model was made possible using Intel® Developer Cloud.
|
| 12 |
+
|
| 13 |
+
## Purpose
|
| 14 |
+
The MCG-1 model was made to become a helpful tool for those researching and developing technology centered around FPGA and ASIC development.
|
| 15 |
+
The ability to generate a viable random circuit allows for a model that could be further trained to generate a Register Transfer Level (RTL)
|
| 16 |
+
design from a much higher level circuit or description. If used properly, this technology could rapidly cut down on the production time
|
| 17 |
+
associated with developing chips with Very Large Scale Integration that typically take years to produce as all gates must be hand placed to be
|
| 18 |
+
packed into a small package.
|
| 19 |
+
|
| 20 |
+
## Intended Use
|
| 21 |
+
### Intended Users:
|
| 22 |
+
Researchers and developers, design and process engineers, individuals and organizations specializing in ASICs, innovators in the semiconductor industry
|
| 23 |
+
### Use Cases:
|
| 24 |
+
Generates viable random digital logic circuits
|
| 25 |
+
### Usage Instructions:
|
| 26 |
+
To use the MCG-1 model, ensure that you have a Python environment with necessary libraries installed. Prep your dataset by
|
| 27 |
+
formatting it to match the model's expected input format and dimensions. The model is pre-trained, and by running the load_model.py file, the
|
| 28 |
+
user can load the MCG-1 model and use it to generate synthetic graph data. Users can re-train the model using gan_train.py. Note that you may
|
| 29 |
+
need to adjust certain training parameters based on your specific application needs or to improve performance.
|
| 30 |
+
|
| 31 |
+
## Limitations
|
| 32 |
+
We were unfortunately unable to train the model using the full dataset due to time constraints and the sophiscated nature of the dataset. Currently,
|
| 33 |
+
the model can only generate circuits with a fixed number (16) nodes. However, this can be improved in the future.
|
| 34 |
+
|
| 35 |
+
## Optimizations
|
| 36 |
+
The model is made more efficient using variou optimized libraries, such aspytorch and numpy.
|
| 37 |
+
|
| 38 |
+
## Training Platform:
|
| 39 |
+
This model was trained on Intel Developer Cloud with 4th Generation Intel® Xeon® Scalable Processors (Sapphire Rapids)
|
| 40 |
+
|
| 41 |
+
|