Add ROL circuit (rotate left through carry) - 18 tensors, 512/512 tests pass
Browse files- neural_computer.safetensors +2 -2
- tensors.txt +19 -1
- todo.md +1 -1
neural_computer.safetensors
CHANGED
|
@@ -1,3 +1,3 @@
|
|
| 1 |
version https://git-lfs.github.com/spec/v1
|
| 2 |
-
oid sha256:
|
| 3 |
-
size
|
|
|
|
| 1 |
version https://git-lfs.github.com/spec/v1
|
| 2 |
+
oid sha256:2a874747532fa74845619220af7d54f0c79694caa76164b13f1868f5f9df947a
|
| 3 |
+
size 429284
|
tensors.txt
CHANGED
|
@@ -1,5 +1,5 @@
|
|
| 1 |
# Tensor Manifest
|
| 2 |
-
# Total:
|
| 3 |
|
| 4 |
alu.alu8bit.add.bias: shape=[1], values=[0.0]
|
| 5 |
alu.alu8bit.add.weight: shape=[16], values=[1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0]
|
|
@@ -2459,6 +2459,24 @@ arithmetic.ripplecarry8bit.fa7.ha2.sum.layer1.or.bias: shape=[1], values=[-1.0]
|
|
| 2459 |
arithmetic.ripplecarry8bit.fa7.ha2.sum.layer1.or.weight: shape=[2], values=[1.0, 1.0]
|
| 2460 |
arithmetic.ripplecarry8bit.fa7.ha2.sum.layer2.bias: shape=[1], values=[-2.0]
|
| 2461 |
arithmetic.ripplecarry8bit.fa7.ha2.sum.layer2.weight: shape=[2], values=[1.0, 1.0]
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 2462 |
arithmetic.sbc8bit.fa0.and1.bias: shape=[1], values=[-2.0]
|
| 2463 |
arithmetic.sbc8bit.fa0.and1.weight: shape=[2], values=[1.0, 1.0]
|
| 2464 |
arithmetic.sbc8bit.fa0.and2.bias: shape=[1], values=[-2.0]
|
|
|
|
| 1 |
# Tensor Manifest
|
| 2 |
+
# Total: 3876 tensors
|
| 3 |
|
| 4 |
alu.alu8bit.add.bias: shape=[1], values=[0.0]
|
| 5 |
alu.alu8bit.add.weight: shape=[16], values=[1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0]
|
|
|
|
| 2459 |
arithmetic.ripplecarry8bit.fa7.ha2.sum.layer1.or.weight: shape=[2], values=[1.0, 1.0]
|
| 2460 |
arithmetic.ripplecarry8bit.fa7.ha2.sum.layer2.bias: shape=[1], values=[-2.0]
|
| 2461 |
arithmetic.ripplecarry8bit.fa7.ha2.sum.layer2.weight: shape=[2], values=[1.0, 1.0]
|
| 2462 |
+
arithmetic.rol8bit.bit0.bias: shape=[1], values=[-0.5]
|
| 2463 |
+
arithmetic.rol8bit.bit0.weight: shape=[1], values=[1.0]
|
| 2464 |
+
arithmetic.rol8bit.bit1.bias: shape=[1], values=[-0.5]
|
| 2465 |
+
arithmetic.rol8bit.bit1.weight: shape=[1], values=[1.0]
|
| 2466 |
+
arithmetic.rol8bit.bit2.bias: shape=[1], values=[-0.5]
|
| 2467 |
+
arithmetic.rol8bit.bit2.weight: shape=[1], values=[1.0]
|
| 2468 |
+
arithmetic.rol8bit.bit3.bias: shape=[1], values=[-0.5]
|
| 2469 |
+
arithmetic.rol8bit.bit3.weight: shape=[1], values=[1.0]
|
| 2470 |
+
arithmetic.rol8bit.bit4.bias: shape=[1], values=[-0.5]
|
| 2471 |
+
arithmetic.rol8bit.bit4.weight: shape=[1], values=[1.0]
|
| 2472 |
+
arithmetic.rol8bit.bit5.bias: shape=[1], values=[-0.5]
|
| 2473 |
+
arithmetic.rol8bit.bit5.weight: shape=[1], values=[1.0]
|
| 2474 |
+
arithmetic.rol8bit.bit6.bias: shape=[1], values=[-0.5]
|
| 2475 |
+
arithmetic.rol8bit.bit6.weight: shape=[1], values=[1.0]
|
| 2476 |
+
arithmetic.rol8bit.bit7.bias: shape=[1], values=[-0.5]
|
| 2477 |
+
arithmetic.rol8bit.bit7.weight: shape=[1], values=[1.0]
|
| 2478 |
+
arithmetic.rol8bit.cout.bias: shape=[1], values=[-0.5]
|
| 2479 |
+
arithmetic.rol8bit.cout.weight: shape=[1], values=[1.0]
|
| 2480 |
arithmetic.sbc8bit.fa0.and1.bias: shape=[1], values=[-2.0]
|
| 2481 |
arithmetic.sbc8bit.fa0.and1.weight: shape=[2], values=[1.0, 1.0]
|
| 2482 |
arithmetic.sbc8bit.fa0.and2.bias: shape=[1], values=[-2.0]
|
todo.md
CHANGED
|
@@ -22,7 +22,7 @@
|
|
| 22 |
|
| 23 |
| Component | Description | Status |
|
| 24 |
|-----------|--------------------------------------|-----------------------------------------------------|
|
| 25 |
-
| ROL | Rotate left through carry |
|
| 26 |
| ROR | Rotate right through carry | Missing |
|
| 27 |
| ASR | Arithmetic shift right (sign-extend) | DONE - 26 tensors, 256/256 tests pass |
|
| 28 |
| ADC | Add with carry input | DONE - 144 tensors, 131072/131072 tests pass |
|
|
|
|
| 22 |
|
| 23 |
| Component | Description | Status |
|
| 24 |
|-----------|--------------------------------------|-----------------------------------------------------|
|
| 25 |
+
| ROL | Rotate left through carry | DONE - 18 tensors, 512/512 tests pass |
|
| 26 |
| ROR | Rotate right through carry | Missing |
|
| 27 |
| ASR | Arithmetic shift right (sign-extend) | DONE - 26 tensors, 256/256 tests pass |
|
| 28 |
| ADC | Add with carry input | DONE - 144 tensors, 131072/131072 tests pass |
|