phanerozoic
/

threshold-calculus

threshold-logic

verified-computing

digital-circuits

Model card Files Files and versions

PortfolioAI commited on Jan 20

Commit

4479be9

·

1 Parent(s): 48421e0

Update TODO.md with toint progress

Files changed (1) hide show

TODO.md +1 -1

TODO.md CHANGED Viewed

@@ -11,7 +11,7 @@
 - [x] `float16.sub` -- IEEE 754 subtraction (via add with -b, 115/115 tests)
 - [ ] `float16.mul` -- IEEE 754 multiplication (766 gates, 3/84 tests, algorithm bugs)
 - [ ] `float16.div` -- IEEE 754 division (1854 gates, 2/53 tests, algorithm bugs)
-- [ ] `float16.toint` -- float16 to int16 (394 gates, 31/93 tests, needs right-shift support)
 - [ ] `float16.fromint` -- int16 to float16 (478 gates, 1/53 tests, algorithm bugs)
 - [x] `float16.neg` -- sign flip (16 gates, 58/58 tests)
 - [x] `float16.abs` -- clear sign bit (16 gates, 58/58 tests)

 - [x] `float16.sub` -- IEEE 754 subtraction (via add with -b, 115/115 tests)
 - [ ] `float16.mul` -- IEEE 754 multiplication (766 gates, 3/84 tests, algorithm bugs)
 - [ ] `float16.div` -- IEEE 754 division (1854 gates, 2/53 tests, algorithm bugs)
+- [ ] `float16.toint` -- float16 to int16 (401 gates, 54/93 tests, debugging shift logic)
 - [ ] `float16.fromint` -- int16 to float16 (478 gates, 1/53 tests, algorithm bugs)
 - [x] `float16.neg` -- sign flip (16 gates, 58/58 tests)
 - [x] `float16.abs` -- clear sign bit (16 gates, 58/58 tests)