Spaces:
Sleeping
Sleeping
Update app.py
Browse files
app.py
CHANGED
|
@@ -5,15 +5,85 @@ import math
|
|
| 5 |
# GPU presets: TFLOPs (units: TFLOPs)
|
| 6 |
# ------------------------
|
| 7 |
GPUS = {
|
| 8 |
-
|
| 9 |
-
"RTX
|
| 10 |
-
"RTX
|
| 11 |
-
"RTX
|
| 12 |
-
"
|
| 13 |
-
"
|
| 14 |
-
"
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 15 |
}
|
| 16 |
|
|
|
|
| 17 |
# ------------------------
|
| 18 |
# CSS / Theme variables
|
| 19 |
# ------------------------
|
|
|
|
| 5 |
# GPU presets: TFLOPs (units: TFLOPs)
|
| 6 |
# ------------------------
|
| 7 |
GPUS = {
|
| 8 |
+
# Turing / consumer
|
| 9 |
+
"RTX 2060": {"FP32": 6.50, "FP16": 13.00, "INT4": 0.0},
|
| 10 |
+
"RTX 2060 12GB": {"FP32": 7.20, "FP16": 14.40, "INT4": 0.0},
|
| 11 |
+
"RTX 2060 SUPER": {"FP32": 8.90, "FP16": 17.80, "INT4": 0.0},
|
| 12 |
+
"RTX 2070": {"FP32": 8.90, "FP16": 16.00, "INT4": 0.0},
|
| 13 |
+
"RTX 2070 SUPER": {"FP32": 9.10, "FP16": 18.20, "INT4": 0.0},
|
| 14 |
+
"RTX 2080": {"FP32": 10.10, "FP16": 20.20, "INT4": 0.0},
|
| 15 |
+
"RTX 2080 SUPER": {"FP32": 11.15, "FP16": 22.30, "INT4": 0.0},
|
| 16 |
+
"RTX 2080 Ti": {"FP32": 13.45, "FP16": 26.90, "INT4": 544.0},
|
| 17 |
+
|
| 18 |
+
# Ampere / consumer
|
| 19 |
+
"RTX 3050": {"FP32": 9.10, "FP16": 18.20, "INT4": 0.0},
|
| 20 |
+
"RTX 3060": {"FP32": 12.70, "FP16": 25.40, "INT4": 0.0},
|
| 21 |
+
"RTX 3060 Ti": {"FP32": 16.20, "FP16": 32.40, "INT4": 0.0},
|
| 22 |
+
"RTX 3070": {"FP32": 20.30, "FP16": 40.60, "INT4": 0.0},
|
| 23 |
+
"RTX 3070 Ti": {"FP32": 22.30, "FP16": 44.60, "INT4": 0.0},
|
| 24 |
+
"RTX 3080": {"FP32": 29.80, "FP16": 59.60, "INT4": 1248.0},
|
| 25 |
+
"RTX 3080 Ti": {"FP32": 34.10, "FP16": 68.20, "INT4": 1248.0},
|
| 26 |
+
"RTX 3090": {"FP32": 35.58, "FP16": 71.16, "INT4": 1248.0},
|
| 27 |
+
"RTX 3090 Ti": {"FP32": 40.00, "FP16": 80.00, "INT4": 1248.0},
|
| 28 |
+
|
| 29 |
+
# Ada / Lovelace consumer
|
| 30 |
+
"RTX 4050": {"FP32": 16.90, "FP16": 33.80, "INT4": 0.0},
|
| 31 |
+
"RTX 4060": {"FP32": 31.10, "FP16": 62.20, "INT4": 0.0},
|
| 32 |
+
"RTX 4060 Ti": {"FP32": 45.60, "FP16": 91.20, "INT4": 0.0},
|
| 33 |
+
"RTX 4070": {"FP32": 75.00, "FP16": 150.00, "INT4": 0.0},
|
| 34 |
+
"RTX 4070 Ti": {"FP32": 92.20, "FP16": 184.40, "INT4": 0.0},
|
| 35 |
+
"RTX 4080": {"FP32":144.00, "FP16": 288.00, "INT4": 0.0},
|
| 36 |
+
"RTX 4080 SUPER": {"FP32":167.60, "FP16": 335.20, "INT4": 0.0},
|
| 37 |
+
"RTX 4090": {"FP32":201.00, "FP16": 402.00, "INT4":1676.0},
|
| 38 |
+
|
| 39 |
+
# Blackwell consumer (RTX 50xx series—kept entries from your CSV)
|
| 40 |
+
"RTX 5050": {"FP32": 16.90, "FP16": 33.80, "INT4": 0.0},
|
| 41 |
+
"RTX 5060": {"FP32": 31.10, "FP16": 62.20, "INT4": 0.0},
|
| 42 |
+
"RTX 5060 Ti": {"FP32": 45.60, "FP16": 91.20, "INT4": 0.0},
|
| 43 |
+
"RTX 5070": {"FP32": 75.00, "FP16": 150.00, "INT4": 0.0},
|
| 44 |
+
"RTX 5070 Ti": {"FP32": 92.20, "FP16": 184.40, "INT4": 0.0},
|
| 45 |
+
"RTX 5080": {"FP32":144.00, "FP16": 288.00, "INT4": 0.0},
|
| 46 |
+
"RTX 5090": {"FP32":201.00, "FP16": 402.00, "INT4":1676.0},
|
| 47 |
+
|
| 48 |
+
# Data center / Tesla / A-series
|
| 49 |
+
"Tesla T4": {"FP32": 8.10, "FP16": 16.20, "INT4": 0.0},
|
| 50 |
+
"Tesla V100": {"FP32": 15.70, "FP16": 31.40, "INT4": 0.0},
|
| 51 |
+
"NVIDIA A10": {"FP32": 31.20, "FP16": 62.40, "INT4": 0.0},
|
| 52 |
+
"A100": {"FP32": 19.50, "FP16": 39.00, "INT4": 624.0},
|
| 53 |
+
"A100 80GB": {"FP32": 19.50, "FP16": 39.00, "INT4": 624.0},
|
| 54 |
+
|
| 55 |
+
# Hopper / Blackwell datacenter estimates (kept as approximate / reported)
|
| 56 |
+
"H100": {"FP32":300.0, "FP16": 600.0, "INT4":3000.0},
|
| 57 |
+
"B100": {"FP32":400.0, "FP16": 800.0, "INT4":4000.0},
|
| 58 |
+
"B200": {"FP32":500.0, "FP16":1000.0, "INT4":5000.0},
|
| 59 |
+
|
| 60 |
+
# AMD (kept for completeness)
|
| 61 |
+
"RX 5500 XT": {"FP32": 5.20, "FP16": 10.40, "INT4": 0.0},
|
| 62 |
+
"RX 5600 XT": {"FP32": 10.80, "FP16": 21.60, "INT4": 0.0},
|
| 63 |
+
"RX 5700": {"FP32": 14.40, "FP16": 28.80, "INT4": 0.0},
|
| 64 |
+
"RX 5700 XT": {"FP32": 16.20, "FP16": 32.40, "INT4": 0.0},
|
| 65 |
+
"RX 6600": {"FP32": 17.90, "FP16": 35.80, "INT4": 0.0},
|
| 66 |
+
"RX 6600 XT": {"FP32": 20.00, "FP16": 40.00, "INT4": 0.0},
|
| 67 |
+
"RX 6700 XT": {"FP32": 23.00, "FP16": 46.00, "INT4": 0.0},
|
| 68 |
+
"RX 6800": {"FP32": 30.00, "FP16": 60.00, "INT4": 0.0},
|
| 69 |
+
"RX 6800 XT": {"FP32": 34.00, "FP16": 68.00, "INT4": 0.0},
|
| 70 |
+
"RX 6900 XT": {"FP32": 40.00, "FP16": 80.00, "INT4": 0.0},
|
| 71 |
+
"RX 7600": {"FP32": 25.00, "FP16": 50.00, "INT4": 0.0},
|
| 72 |
+
"RX 7700 XT": {"FP32": 35.00, "FP16": 70.00, "INT4": 0.0},
|
| 73 |
+
"RX 7900 XT": {"FP32": 40.00, "FP16": 80.00, "INT4": 0.0},
|
| 74 |
+
"RX 7900 XTX": {"FP32": 61.10, "FP16": 122.20, "INT4": 0.0},
|
| 75 |
+
|
| 76 |
+
# AMD MI / CDNA datacenter
|
| 77 |
+
"MI50": {"FP32": 13.70, "FP16": 27.40, "INT4": 0.0},
|
| 78 |
+
"MI100": {"FP32": 23.10, "FP16": 46.20, "INT4": 0.0},
|
| 79 |
+
"MI200": {"FP32":300.0, "FP16": 600.0, "INT4":3000.0},
|
| 80 |
+
"MI300": {"FP32":400.0, "FP16": 800.0, "INT4":4000.0},
|
| 81 |
+
|
| 82 |
+
# helper custom entry
|
| 83 |
+
"Custom": {"FP32": 1.00, "FP16": 1.00, "INT4": 1.0},
|
| 84 |
}
|
| 85 |
|
| 86 |
+
|
| 87 |
# ------------------------
|
| 88 |
# CSS / Theme variables
|
| 89 |
# ------------------------
|