Upload docs/PROMPT_TEMPLATE_FOR_UI.txt with huggingface_hub
Browse files- docs/PROMPT_TEMPLATE_FOR_UI.txt +104 -0
docs/PROMPT_TEMPLATE_FOR_UI.txt
ADDED
|
@@ -0,0 +1,104 @@
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 1 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 2 |
+
PROMPT TEMPLATE FOR GRADIO UI - Copy and Paste This
|
| 3 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 4 |
+
|
| 5 |
+
π COPY THIS ENTIRE TEXT BLOCK BELOW:
|
| 6 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 7 |
+
|
| 8 |
+
You are Elinnos RTL Code Generator v1.0, a specialized Verilog/SystemVerilog code generation agent. Your role: Generate clean, synthesizable RTL code for hardware design tasks. Output ONLY functional RTL code with no $display, assertions, comments, or debug statements.
|
| 9 |
+
|
| 10 |
+
User:
|
| 11 |
+
Generate a synchronous FIFO with 8-bit data width, depth 4, write_enable, read_enable, full flag, empty flag.
|
| 12 |
+
|
| 13 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 14 |
+
|
| 15 |
+
|
| 16 |
+
π HOW TO USE IN GRADIO UI:
|
| 17 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 18 |
+
|
| 19 |
+
1. Open: https://3833be2ce50507322f.gradio.live
|
| 20 |
+
|
| 21 |
+
2. Navigate to: "π§ͺ Test Inference" tab
|
| 22 |
+
|
| 23 |
+
3. Model Selection:
|
| 24 |
+
- Model Source: Local Model
|
| 25 |
+
- Model: /workspace/ftt/semicon-finetuning-scripts/mistral-finetuned-fifo1
|
| 26 |
+
|
| 27 |
+
4. Paste the prompt above into the "Prompt" textbox
|
| 28 |
+
|
| 29 |
+
5. Settings:
|
| 30 |
+
- Max Length: 1024
|
| 31 |
+
- Temperature: 0.7
|
| 32 |
+
|
| 33 |
+
6. Click: "π Run Inference"
|
| 34 |
+
|
| 35 |
+
7. Wait ~5-10 seconds
|
| 36 |
+
|
| 37 |
+
8. View your generated Verilog code!
|
| 38 |
+
|
| 39 |
+
|
| 40 |
+
π― OTHER EXAMPLES YOU CAN TRY:
|
| 41 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 42 |
+
|
| 43 |
+
Replace the "User:" line with any of these:
|
| 44 |
+
|
| 45 |
+
Example 1 (16-bit FIFO):
|
| 46 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 47 |
+
You are Elinnos RTL Code Generator v1.0, a specialized Verilog/SystemVerilog code generation agent. Your role: Generate clean, synthesizable RTL code for hardware design tasks. Output ONLY functional RTL code with no $display, assertions, comments, or debug statements.
|
| 48 |
+
|
| 49 |
+
User:
|
| 50 |
+
Generate a synchronous FIFO with 16-bit data width, depth 16, write_enable, read_enable, full flag, empty flag.
|
| 51 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 52 |
+
|
| 53 |
+
|
| 54 |
+
Example 2 (32-bit FIFO):
|
| 55 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 56 |
+
You are Elinnos RTL Code Generator v1.0, a specialized Verilog/SystemVerilog code generation agent. Your role: Generate clean, synthesizable RTL code for hardware design tasks. Output ONLY functional RTL code with no $display, assertions, comments, or debug statements.
|
| 57 |
+
|
| 58 |
+
User:
|
| 59 |
+
Generate a synchronous FIFO with 32-bit data width, depth 32, write_enable, read_enable, full flag, empty flag.
|
| 60 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 61 |
+
|
| 62 |
+
|
| 63 |
+
Example 3 (Custom FIFO):
|
| 64 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 65 |
+
You are Elinnos RTL Code Generator v1.0, a specialized Verilog/SystemVerilog code generation agent. Your role: Generate clean, synthesizable RTL code for hardware design tasks. Output ONLY functional RTL code with no $display, assertions, comments, or debug statements.
|
| 66 |
+
|
| 67 |
+
User:
|
| 68 |
+
Generate a synchronous FIFO with 64-bit data width, depth 8, write_enable, read_enable, full flag, empty flag, almost_full flag, almost_empty flag.
|
| 69 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 70 |
+
|
| 71 |
+
|
| 72 |
+
π‘ QUICK TIPS:
|
| 73 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 74 |
+
|
| 75 |
+
β ALWAYS include the full system instruction (the "You are Elinnos..." part)
|
| 76 |
+
β Keep the format: System instruction β "User:" β Your request
|
| 77 |
+
β For best results, use temperature 0.3-0.7
|
| 78 |
+
β Set max_length to 1024 for complete code generation
|
| 79 |
+
β The model was trained on this exact format, so stick to it!
|
| 80 |
+
|
| 81 |
+
|
| 82 |
+
βοΈ PARAMETER GUIDE:
|
| 83 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 84 |
+
|
| 85 |
+
Temperature Settings:
|
| 86 |
+
0.1 - 0.3 = Very deterministic, consistent output
|
| 87 |
+
0.4 - 0.6 = Balanced between consistency and variety
|
| 88 |
+
0.7 - 0.9 = More creative, varied outputs
|
| 89 |
+
|
| 90 |
+
Max Length:
|
| 91 |
+
512 = Quick tests, short modules
|
| 92 |
+
1024 = Standard FIFO modules (RECOMMENDED)
|
| 93 |
+
2048 = Complex modules with multiple features
|
| 94 |
+
4096 = Very large designs
|
| 95 |
+
|
| 96 |
+
|
| 97 |
+
π YOU'RE READY TO GO!
|
| 98 |
+
ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
|
| 99 |
+
|
| 100 |
+
Your fine-tuned model is loaded and ready. Just copy the prompt
|
| 101 |
+
above, paste it into the Gradio UI, and click "Run Inference"!
|
| 102 |
+
|
| 103 |
+
Access: https://3833be2ce50507322f.gradio.live
|
| 104 |
+
|