dgarrett-synaptics commited on
Commit
bd7f3b4
·
verified ·
1 Parent(s): 273d742

Update app.py

Browse files
Files changed (1) hide show
  1. app.py +6 -6
app.py CHANGED
@@ -65,10 +65,10 @@ def compile_model(model_name, vmem_value, lpmem_value):
65
  clock = results['core_clock'] / 1.0e6
66
 
67
  output_text += f'<br>clock = {clock:0.1f} MHz'
68
- output_text += f'<br>Model size = {weights_size} KiB'
69
- output_text += f'<br>Arena cache size = {arena_size} KiB'
70
- output_text += f'<br>model loc {results["model_loc"]'
71
- #output_text += f'<br>System config {results["system_config"]'
72
 
73
 
74
  vmem_size = results['vmem_size'] / 1024.0
@@ -76,8 +76,8 @@ def compile_model(model_name, vmem_value, lpmem_value):
76
  vmem_perc = results['vmem_size'] * 100.0 / results['vmem_size_limit']
77
  lpmem_perc = results['lpmem_size'] * 100.0 / results['lpmem_size_limit']
78
 
79
- output_text += f'<br>vmem_size = {vmem_size} KiB ({vmem_perc:0.1f}%)'
80
- output_text += f'<br>lpmem_size = {lpmem_size} KiB ({lpmem_perc:0.1f}%)'
81
 
82
 
83
  return output_text
 
65
  clock = results['core_clock'] / 1.0e6
66
 
67
  output_text += f'<br>clock = {clock:0.1f} MHz'
68
+ output_text += f'<br>Model size = {weights_size:0.1f} KiB'
69
+ output_text += f'<br>Arena cache size = {arena_size:0.1f} KiB'
70
+ output_text += f'<br>model loc {results["model_loc"]}'
71
+ #output_text += f'<br>System config {results["system_config"]}'
72
 
73
 
74
  vmem_size = results['vmem_size'] / 1024.0
 
76
  vmem_perc = results['vmem_size'] * 100.0 / results['vmem_size_limit']
77
  lpmem_perc = results['lpmem_size'] * 100.0 / results['lpmem_size_limit']
78
 
79
+ output_text += f'<br>vmem_size = {vmem_size:0.1f} KiB ({vmem_perc:0.1f}%)'
80
+ output_text += f'<br>lpmem_size = {lpmem_size:0.1f} KiB ({lpmem_perc:0.1f}%)'
81
 
82
 
83
  return output_text