File size: 1,536 Bytes
5008b9d 1d4d3e9 5008b9d 1d4d3e9 5008b9d | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 | """
AgentIC Multi-Agent Core Modules
=================================
State-of-the-art pipeline modules based on Spec2RTL-Agent, VerilogCoder, and FVDebug.
Modules:
- architect: Spec2RTL Decomposer Agent (structured spec → JSON)
- waveform_expert: AST-based Waveform Tracing (Pyverilog + VCD back-trace)
- deep_debugger: FVDebug balanced analysis (SymbiYosys + causal graphs)
- react_agent: ReAct (Reasoning + Acting) framework for all agent loops
- self_reflect: Self-reflection retry pipeline with OpenLane convergence
"""
from .architect import ArchitectModule, StructuredSpecDict
from .spec_generator import HardwareSpecGenerator, HardwareSpec
from .hierarchy_expander import HierarchyExpander, HierarchyResult
from .feasibility_checker import FeasibilityChecker, FeasibilityResult
from .cdc_analyzer import CDCAnalyzer, CDCResult
from .verification_planner import VerificationPlanner, VerificationPlan
from .waveform_expert import WaveformExpertModule
from .deep_debugger import DeepDebuggerModule
from .react_agent import ReActAgent, ReActStep
from .self_reflect import SelfReflectPipeline
__all__ = [
"ArchitectModule",
"StructuredSpecDict",
"HardwareSpecGenerator",
"HardwareSpec",
"HierarchyExpander",
"HierarchyResult",
"FeasibilityChecker",
"FeasibilityResult",
"CDCAnalyzer",
"CDCResult",
"VerificationPlanner",
"VerificationPlan",
"WaveformExpertModule",
"DeepDebuggerModule",
"ReActAgent",
"ReActStep",
"SelfReflectPipeline",
]
|