fix: ensure litellm is installed for LLM backend, .env never overrides HuggingFace secrets, add /ping endpoint

benchmark/README.md

@@ -0,0 +1,66 @@
+# AgentIC Benchmark Suite
+
+Drop this entire `benchmark/` folder into your AgentIC root directory and run.
+
+## Quick Start
+
+```bash
+# From AgentIC root directory:
+
+# Run all 10 designs (full pipeline including OpenLane)
+python3 benchmark/run_benchmark.py
+
+# Run RTL-only (faster, skips physical flow — good for first pass)
+python3 benchmark/run_benchmark.py --skip-openlane
+
+# Run a single design to test
+python3 benchmark/run_benchmark.py --design uart_tx
+
+# Use GF180 instead of Sky130
+python3 benchmark/run_benchmark.py --pdk gf180
+
+# Run each design 3 times (for statistical reliability)
+python3 benchmark/run_benchmark.py --attempts 3
+```
+
+## What It Produces
+
+After running you get two files in `benchmark/results/`:
+
+- `benchmark_YYYY-MM-DD.md` — human readable report with tables, analysis, bottleneck identification
+- `benchmark_YYYY-MM-DD.json` — raw data for programmatic use
+
+Results are also saved after every single build as `interim_YYYY-MM-DD.json`
+so you never lose data if a build crashes halfway through.
+
+## The 10 Test Designs
+
+| # | Design | Complexity | Tests |
+|---|--------|-----------|-------|
+| 1 | counter_8bit | Simple | Basic sequential logic |
+| 2 | uart_tx | Simple | Serial communication |
+| 3 | pwm_generator | Simple | Configurable output + registers |
+| 4 | spi_master | Simple | SPI protocol state machine |
+| 5 | fifo_sync | Simple | Memory + pointer logic |
+| 6 | alu_8bit | Medium | Combinational logic, flags |
+| 7 | i2c_master | Medium | Complex protocol, open-drain |
+| 8 | apb_timer | Medium | APB bus interface + interrupt |
+| 9 | vga_controller | Medium | Timing generation, counters |
+| 10 | wishbone_uart | Complex | Full bus interface + FIFOs |
+
+## Which Steps Matter in Industry
+
+| Stage | Matters For | Skip OK? |
+|-------|------------|----------|
+| RTL_GEN + RTL_FIX | Everything — this is the chip | Never |
+| VERIFICATION | Proving functionality | Never |
+| HARDENING | Physical layout | Never |
+| SIGNOFF | Fab acceptance | Never |
+| FORMAL_VERIFY | Safety-critical designs | Simple designs: yes |
+| COVERAGE_CHECK | Test completeness | If sim passes: yes |
+| REGRESSION | Robustness | Yes |
+| ECO_PATCH | Post-signoff fixes | First attempt: yes |
+| CONVERGENCE | Timing closure | Simple designs: yes |
+
+**The 4 things a fab actually cares about:**
+RTL correctness → Functional simulation → Place & Route → DRC/LVS/STA Signoff

benchmark/results/benchmark_2026-03-06.json

@@ -0,0 +1,889 @@
+{
+  "meta": {
+    "date": "2026-03-06",
+    "pdk": "sky130",
+    "pass_rate_pct": 20.0
+  },
+  "results": [
+    {
+      "design_id": "counter8",
+      "complexity": "Simple",
+      "attempt": 1,
+      "passed": true,
+      "timed_out": false,
+      "failed_stage": null,
+      "failed_stage_name": null,
+      "failed_stage_critical": null,
+      "failed_reason": null,
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX",
+        "VERIFICATION",
+        "FORMAL_VERIFY",
+        "REGRESSION"
+      ],
+      "completed_stages_count": 7,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "counter8.log",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/counter8.log",
+            "size_bytes": 32765,
+            "size_human": "32.0 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "counter8_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_compile_gate.json",
+            "size_bytes": 2128,
+            "size_human": "2.1 KB"
+          },
+          {
+            "file": "counter8_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "counter8_formal_preflight.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_formal_preflight.json",
+            "size_bytes": 89,
+            "size_human": "89 B"
+          },
+          {
+            "file": "counter8_tb_repair_action_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_repair_action_attempt1.json",
+            "size_bytes": 114,
+            "size_human": "114 B"
+          },
+          {
+            "file": "counter8_tb_static_gate_attempt2.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_static_gate_attempt2.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "counter8_tb_compile_gate_attempt2.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_compile_gate_attempt2.json",
+            "size_bytes": 2128,
+            "size_human": "2.1 KB"
+          },
+          {
+            "file": "counter8_tb_repair_action.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_repair_action.json",
+            "size_bytes": 114,
+            "size_human": "114 B"
+          },
+          {
+            "file": "counter8_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_compile_gate_attempt1.json",
+            "size_bytes": 2466,
+            "size_human": "2.4 KB"
+          },
+          {
+            "file": "counter8_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "counter8.v",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8.v",
+            "size_bytes": 1433,
+            "size_human": "1.4 KB"
+          },
+          {
+            "file": "counter8_sby_check.sv",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_sby_check.sv",
+            "size_bytes": 1160,
+            "size_human": "1.1 KB"
+          },
+          {
+            "file": "counter8_sva.sv",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_sva.sv",
+            "size_bytes": 1046,
+            "size_human": "1.0 KB"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "counter8_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb.v",
+            "size_bytes": 2478,
+            "size_human": "2.4 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "CONFIG",
+        "RTL",
+        "TESTBENCH"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 5.0,
+      "timestamp": "2026-03-06T01:26:38.860725",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "uart_tx",
+      "complexity": "Simple",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "RTL_FIX",
+      "failed_stage_name": "RTL Lint & Syntax Fix",
+      "failed_stage_critical": true,
+      "failed_reason": "[RTL_FIX] Semantic rigor gate failed. Attempting mechanical width auto-fix.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "uart_tx.log",
+            "path": "/home/vickynishad/OpenLane/designs/uart_tx/uart_tx.log",
+            "size_bytes": 72014,
+            "size_human": "70.3 KB"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "uart_tx.v",
+            "path": "/home/vickynishad/OpenLane/designs/uart_tx/src/uart_tx.v",
+            "size_bytes": 2947,
+            "size_human": "2.9 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": false,
+      "gds_generated": false,
+      "duration_minutes": 7.9,
+      "timestamp": "2026-03-06T01:31:40.190788",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "pwm_gen",
+      "complexity": "Simple",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "VERIFICATION",
+      "failed_stage_name": "Functional Simulation",
+      "failed_stage_critical": true,
+      "failed_reason": "[VERIFICATION] TB gate failed; applied deterministic auto-repair.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "pwm_gen.log",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/pwm_gen.log",
+            "size_bytes": 20937,
+            "size_human": "20.4 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "pwm_gen_tb_static_gate_attempt2.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_static_gate_attempt2.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "pwm_gen_tb_compile_gate_attempt2.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_compile_gate_attempt2.json",
+            "size_bytes": 3491,
+            "size_human": "3.4 KB"
+          },
+          {
+            "file": "pwm_gen_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "pwm_gen_tb_repair_action.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_repair_action.json",
+            "size_bytes": 114,
+            "size_human": "114 B"
+          },
+          {
+            "file": "pwm_gen_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_compile_gate_attempt1.json",
+            "size_bytes": 3011,
+            "size_human": "2.9 KB"
+          },
+          {
+            "file": "pwm_gen_tb_compile_gate_attempt3.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_compile_gate_attempt3.json",
+            "size_bytes": 3011,
+            "size_human": "2.9 KB"
+          },
+          {
+            "file": "pwm_gen_tb_static_gate_attempt3.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_static_gate_attempt3.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "pwm_gen_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_compile_gate.json",
+            "size_bytes": 3011,
+            "size_human": "2.9 KB"
+          },
+          {
+            "file": "pwm_gen_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "pwm_gen_tb_repair_action_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_repair_action_attempt1.json",
+            "size_bytes": 114,
+            "size_human": "114 B"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "pwm_gen_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb.v",
+            "size_bytes": 2208,
+            "size_human": "2.2 KB"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "pwm_gen.v",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen.v",
+            "size_bytes": 915,
+            "size_human": "915 B"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "CONFIG",
+        "TESTBENCH",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 0.5,
+      "timestamp": "2026-03-06T01:39:32.846798",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "spi_master",
+      "complexity": "Simple",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "FORMAL_VERIFY",
+      "failed_stage_name": "Formal Verification",
+      "failed_stage_critical": false,
+      "failed_reason": "[FORMAL_VERIFY] Formal preflight failed: 1 issue(s).",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX",
+        "VERIFICATION"
+      ],
+      "completed_stages_count": 5,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "spi_master.log",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/spi_master.log",
+            "size_bytes": 14056,
+            "size_human": "13.7 KB"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "spi_master_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_tb.v",
+            "size_bytes": 1700,
+            "size_human": "1.7 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "spi_master_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_tb_compile_gate.json",
+            "size_bytes": 2180,
+            "size_human": "2.1 KB"
+          },
+          {
+            "file": "spi_master_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "spi_master_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_tb_compile_gate_attempt1.json",
+            "size_bytes": 2180,
+            "size_human": "2.1 KB"
+          },
+          {
+            "file": "spi_master_formal_preflight.json",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_formal_preflight.json",
+            "size_bytes": 292,
+            "size_human": "292 B"
+          },
+          {
+            "file": "spi_master_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "spi_master.v",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master.v",
+            "size_bytes": 4256,
+            "size_human": "4.2 KB"
+          },
+          {
+            "file": "spi_master_sva.sv",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_sva.sv",
+            "size_bytes": 1188,
+            "size_human": "1.2 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "TESTBENCH",
+        "CONFIG",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 1.3,
+      "timestamp": "2026-03-06T01:40:00.129996",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "sync_fifo",
+      "complexity": "Simple",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "RTL_FIX",
+      "failed_stage_name": "RTL Lint & Syntax Fix",
+      "failed_stage_critical": true,
+      "failed_reason": "[RTL_FIX] Semantic rigor gate failed. Attempting mechanical width auto-fix.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "sync_fifo.log",
+            "path": "/home/vickynishad/OpenLane/designs/sync_fifo/sync_fifo.log",
+            "size_bytes": 53377,
+            "size_human": "52.1 KB"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "sync_fifo.v",
+            "path": "/home/vickynishad/OpenLane/designs/sync_fifo/src/sync_fifo.v",
+            "size_bytes": 1299,
+            "size_human": "1.3 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": false,
+      "gds_generated": false,
+      "duration_minutes": 2.4,
+      "timestamp": "2026-03-06T01:41:16.885242",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "alu8",
+      "complexity": "Medium",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "FORMAL_VERIFY",
+      "failed_stage_name": "Formal Verification",
+      "failed_stage_critical": false,
+      "failed_reason": "[FORMAL_VERIFY] Yosys SVA preflight failed. Regenerating SVA with error context.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX",
+        "VERIFICATION",
+        "FORMAL_VERIFY"
+      ],
+      "completed_stages_count": 6,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "alu8.log",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/alu8.log",
+            "size_bytes": 47547,
+            "size_human": "46.4 KB"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "alu8_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_tb.v",
+            "size_bytes": 2674,
+            "size_human": "2.6 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "alu8_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "alu8_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_tb_compile_gate.json",
+            "size_bytes": 13185,
+            "size_human": "12.9 KB"
+          },
+          {
+            "file": "alu8_coverage_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_coverage_attempt1.json",
+            "size_bytes": 850,
+            "size_human": "850 B"
+          },
+          {
+            "file": "alu8_coverage_latest.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_coverage_latest.json",
+            "size_bytes": 851,
+            "size_human": "851 B"
+          },
+          {
+            "file": "alu8_coverage_attempt2.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_coverage_attempt2.json",
+            "size_bytes": 850,
+            "size_human": "850 B"
+          },
+          {
+            "file": "alu8_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_tb_compile_gate_attempt1.json",
+            "size_bytes": 13185,
+            "size_human": "12.9 KB"
+          },
+          {
+            "file": "alu8_coverage_attempt3.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_coverage_attempt3.json",
+            "size_bytes": 851,
+            "size_human": "851 B"
+          },
+          {
+            "file": "alu8_coverage_attempt4.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_coverage_attempt4.json",
+            "size_bytes": 851,
+            "size_human": "851 B"
+          },
+          {
+            "file": "alu8_formal_preflight.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_formal_preflight.json",
+            "size_bytes": 89,
+            "size_human": "89 B"
+          },
+          {
+            "file": "alu8_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "alu8_sby_check.sv",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_sby_check.sv",
+            "size_bytes": 3908,
+            "size_human": "3.8 KB"
+          },
+          {
+            "file": "alu8_sva.sv",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_sva.sv",
+            "size_bytes": 1810,
+            "size_human": "1.8 KB"
+          },
+          {
+            "file": "alu8.v",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8.v",
+            "size_bytes": 1517,
+            "size_human": "1.5 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "TESTBENCH",
+        "CONFIG",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 5.2,
+      "timestamp": "2026-03-06T01:43:39.134144",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "i2c_master",
+      "complexity": "Medium",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": null,
+      "failed_stage_name": null,
+      "failed_stage_critical": null,
+      "failed_reason": "\u2502 address, data, read/write, start trigger. Busy, done, error status. 50 MHz system clock.               \u2502",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "i2c_master.log",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/i2c_master.log",
+            "size_bytes": 24228,
+            "size_human": "23.7 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "i2c_master_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "i2c_master_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_tb_compile_gate.json",
+            "size_bytes": 5988,
+            "size_human": "5.8 KB"
+          },
+          {
+            "file": "i2c_master_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_tb_compile_gate_attempt1.json",
+            "size_bytes": 5988,
+            "size_human": "5.8 KB"
+          },
+          {
+            "file": "i2c_master_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "i2c_master_controller.v",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_controller.v",
+            "size_bytes": 1205,
+            "size_human": "1.2 KB"
+          },
+          {
+            "file": "i2c_master.v",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master.v",
+            "size_bytes": 619,
+            "size_human": "619 B"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "i2c_master_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_tb.v",
+            "size_bytes": 1543,
+            "size_human": "1.5 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "CONFIG",
+        "RTL",
+        "TESTBENCH"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 9.8,
+      "timestamp": "2026-03-06T01:48:48.644076",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "apb_timer",
+      "complexity": "Medium",
+      "attempt": 1,
+      "passed": true,
+      "timed_out": false,
+      "failed_stage": null,
+      "failed_stage_name": null,
+      "failed_stage_critical": null,
+      "failed_reason": null,
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX",
+        "VERIFICATION",
+        "FORMAL_VERIFY",
+        "REGRESSION"
+      ],
+      "completed_stages_count": 7,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "apb_timer.log",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/apb_timer.log",
+            "size_bytes": 26458,
+            "size_human": "25.8 KB"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "apb_timer.v",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer.v",
+            "size_bytes": 2418,
+            "size_human": "2.4 KB"
+          },
+          {
+            "file": "apb_timer_sva.sv",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_sva.sv",
+            "size_bytes": 1738,
+            "size_human": "1.7 KB"
+          },
+          {
+            "file": "apb_timer_sby_check.sv",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_sby_check.sv",
+            "size_bytes": 1743,
+            "size_human": "1.7 KB"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "apb_timer_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_tb.v",
+            "size_bytes": 1914,
+            "size_human": "1.9 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "apb_timer_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "apb_timer_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "apb_timer_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_tb_compile_gate.json",
+            "size_bytes": 6322,
+            "size_human": "6.2 KB"
+          },
+          {
+            "file": "apb_timer_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_tb_compile_gate_attempt1.json",
+            "size_bytes": 6322,
+            "size_human": "6.2 KB"
+          },
+          {
+            "file": "apb_timer_formal_preflight.json",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_formal_preflight.json",
+            "size_bytes": 89,
+            "size_human": "89 B"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "RTL",
+        "TESTBENCH",
+        "CONFIG"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 4.2,
+      "timestamp": "2026-03-06T01:58:37.404877",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "vga_ctrl",
+      "complexity": "Medium",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "RTL_FIX",
+      "failed_stage_name": "RTL Lint & Syntax Fix",
+      "failed_stage_critical": true,
+      "failed_reason": "[RTL_FIX] Semantic rigor gate failed. Attempting mechanical width auto-fix.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "vga_ctrl.log",
+            "path": "/home/vickynishad/OpenLane/designs/vga_ctrl/vga_ctrl.log",
+            "size_bytes": 803376,
+            "size_human": "784.5 KB"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "vga_ctrl_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/vga_ctrl/src/vga_ctrl_tb.v",
+            "size_bytes": 510,
+            "size_human": "510 B"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "vga_ctrl.v",
+            "path": "/home/vickynishad/OpenLane/designs/vga_ctrl/src/vga_ctrl.v",
+            "size_bytes": 2957,
+            "size_human": "2.9 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "TESTBENCH",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 6.7,
+      "timestamp": "2026-03-06T02:02:46.652227",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "wb_uart",
+      "complexity": "Complex",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "RTL_FIX",
+      "failed_stage_name": "RTL Lint & Syntax Fix",
+      "failed_stage_critical": true,
+      "failed_reason": "[RTL_FIX] Already on fallback strategy. Build Failed.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "wb_uart.log",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/wb_uart.log",
+            "size_bytes": 28250,
+            "size_human": "27.6 KB"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "wb_uart_tx_fifo.v",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/src/wb_uart_tx_fifo.v",
+            "size_bytes": 1282,
+            "size_human": "1.3 KB"
+          },
+          {
+            "file": "wb_uart_wishbone_interface.v",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/src/wb_uart_wishbone_interface.v",
+            "size_bytes": 1041,
+            "size_human": "1.0 KB"
+          },
+          {
+            "file": "wb_uart_controller.v",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/src/wb_uart_controller.v",
+            "size_bytes": 1658,
+            "size_human": "1.6 KB"
+          },
+          {
+            "file": "wb_uart.v",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/src/wb_uart.v",
+            "size_bytes": 1638,
+            "size_human": "1.6 KB"
+          },
+          {
+            "file": "wb_uart_rx_fifo.v",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/src/wb_uart_rx_fifo.v",
+            "size_bytes": 1282,
+            "size_human": "1.3 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": false,
+      "gds_generated": false,
+      "duration_minutes": 7.0,
+      "timestamp": "2026-03-06T02:09:26.491231",
+      "pdk": "sky130"
+    }
+  ]
+}

benchmark/results/benchmark_2026-03-06.md

@@ -0,0 +1,53 @@
+# AgentIC Benchmark Report
+**Date:** March 06, 2026  
+**PDK:** sky130  
+**Model:** NVIDIA NIM — Llama 3.3 70B  
+**Mode:** RTL only
+
+## Summary
+| Metric | Value |
+|--------|-------|
+| Total Designs | 10 |
+| **First-Attempt Pass Rate** | **20% (2/10)** |
+| Average Build Time | 5.0 min |
+| RTL Generated (incl. failures) | 10/10 |
+| GDS Generated | 0/10 |
+
+## Results
+| Design | Complexity | Pass? | Failed At | Time | RTL | GDS |
+|--------|-----------|-------|-----------|------|-----|-----|
+| counter8 | Simple | ✓ | — | 5.0 min | ✓ | ✗ |
+| uart_tx | Simple | ✗ | RTL Lint & Syntax Fix | 7.9 min | ✓ | ✗ |
+| pwm_gen | Simple | ✗ | Functional Simulation | 0.5 min | ✓ | ✗ |
+| spi_master | Simple | ✗ | Formal Verification | 1.3 min | ✓ | ✗ |
+| sync_fifo | Simple | ✗ | RTL Lint & Syntax Fix | 2.4 min | ✓ | ✗ |
+| alu8 | Medium | ✗ | Formal Verification | 5.2 min | ✓ | ✗ |
+| i2c_master | Medium | ✗ | — | 9.8 min | ✓ | ✗ |
+| apb_timer | Medium | ✓ | — | 4.2 min | ✓ | ✗ |
+| vga_ctrl | Medium | ✗ | RTL Lint & Syntax Fix | 6.7 min | ✓ | ✗ |
+| wb_uart | Complex | ✗ | RTL Lint & Syntax Fix | 7.0 min | ✓ | ✗ |
+
+## Stage Failure Analysis
+| Stage | Industry Name | Failures | Critical? |
+|-------|--------------|----------|-----------|
+| RTL_FIX | RTL Lint & Syntax Fix | 4 | 🔴 Yes |
+| FORMAL_VERIFY | Formal Verification | 2 | 🟡 Optional |
+| VERIFICATION | Functional Simulation | 1 | 🔴 Yes |
+
+**Fix `RTL_FIX` first.**
+
+## Which Stages Matter in Industry
+| Stage | Skip OK? | Why |
+|-------|----------|-----|
+| RTL_GEN + RTL_FIX | ❌ Never | This is the chip |
+| VERIFICATION | ❌ Never | Proves it works |
+| HARDENING | ❌ Never | Physical layout |
+| SIGNOFF | ❌ Never | Fab requirement |
+| FORMAL_VERIFY | ✅ Simple designs | Optional for non-safety-critical |
+| COVERAGE_CHECK | ✅ If sim passes | Nice to have |
+| REGRESSION | ✅ Yes | Corner cases only |
+| ECO_PATCH | ✅ First attempt | Only if signoff fails |
+| CONVERGENCE | ✅ Simple designs | Embedded in hardening |
+
+---
+*Generated by AgentIC Benchmark Runner — March 06, 2026*

benchmark/results/interim_2026-03-06.json

@@ -0,0 +1,884 @@
+{
+  "results": [
+    {
+      "design_id": "counter8",
+      "complexity": "Simple",
+      "attempt": 1,
+      "passed": true,
+      "timed_out": false,
+      "failed_stage": null,
+      "failed_stage_name": null,
+      "failed_stage_critical": null,
+      "failed_reason": null,
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX",
+        "VERIFICATION",
+        "FORMAL_VERIFY",
+        "REGRESSION"
+      ],
+      "completed_stages_count": 7,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "counter8.log",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/counter8.log",
+            "size_bytes": 32765,
+            "size_human": "32.0 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "counter8_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_compile_gate.json",
+            "size_bytes": 2128,
+            "size_human": "2.1 KB"
+          },
+          {
+            "file": "counter8_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "counter8_formal_preflight.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_formal_preflight.json",
+            "size_bytes": 89,
+            "size_human": "89 B"
+          },
+          {
+            "file": "counter8_tb_repair_action_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_repair_action_attempt1.json",
+            "size_bytes": 114,
+            "size_human": "114 B"
+          },
+          {
+            "file": "counter8_tb_static_gate_attempt2.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_static_gate_attempt2.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "counter8_tb_compile_gate_attempt2.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_compile_gate_attempt2.json",
+            "size_bytes": 2128,
+            "size_human": "2.1 KB"
+          },
+          {
+            "file": "counter8_tb_repair_action.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_repair_action.json",
+            "size_bytes": 114,
+            "size_human": "114 B"
+          },
+          {
+            "file": "counter8_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_compile_gate_attempt1.json",
+            "size_bytes": 2466,
+            "size_human": "2.4 KB"
+          },
+          {
+            "file": "counter8_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "counter8.v",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8.v",
+            "size_bytes": 1433,
+            "size_human": "1.4 KB"
+          },
+          {
+            "file": "counter8_sby_check.sv",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_sby_check.sv",
+            "size_bytes": 1160,
+            "size_human": "1.1 KB"
+          },
+          {
+            "file": "counter8_sva.sv",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_sva.sv",
+            "size_bytes": 1046,
+            "size_human": "1.0 KB"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "counter8_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/counter8/src/counter8_tb.v",
+            "size_bytes": 2478,
+            "size_human": "2.4 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "CONFIG",
+        "RTL",
+        "TESTBENCH"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 5.0,
+      "timestamp": "2026-03-06T01:26:38.860725",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "uart_tx",
+      "complexity": "Simple",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "RTL_FIX",
+      "failed_stage_name": "RTL Lint & Syntax Fix",
+      "failed_stage_critical": true,
+      "failed_reason": "[RTL_FIX] Semantic rigor gate failed. Attempting mechanical width auto-fix.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "uart_tx.log",
+            "path": "/home/vickynishad/OpenLane/designs/uart_tx/uart_tx.log",
+            "size_bytes": 72014,
+            "size_human": "70.3 KB"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "uart_tx.v",
+            "path": "/home/vickynishad/OpenLane/designs/uart_tx/src/uart_tx.v",
+            "size_bytes": 2947,
+            "size_human": "2.9 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": false,
+      "gds_generated": false,
+      "duration_minutes": 7.9,
+      "timestamp": "2026-03-06T01:31:40.190788",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "pwm_gen",
+      "complexity": "Simple",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "VERIFICATION",
+      "failed_stage_name": "Functional Simulation",
+      "failed_stage_critical": true,
+      "failed_reason": "[VERIFICATION] TB gate failed; applied deterministic auto-repair.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "pwm_gen.log",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/pwm_gen.log",
+            "size_bytes": 20937,
+            "size_human": "20.4 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "pwm_gen_tb_static_gate_attempt2.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_static_gate_attempt2.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "pwm_gen_tb_compile_gate_attempt2.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_compile_gate_attempt2.json",
+            "size_bytes": 3491,
+            "size_human": "3.4 KB"
+          },
+          {
+            "file": "pwm_gen_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "pwm_gen_tb_repair_action.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_repair_action.json",
+            "size_bytes": 114,
+            "size_human": "114 B"
+          },
+          {
+            "file": "pwm_gen_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_compile_gate_attempt1.json",
+            "size_bytes": 3011,
+            "size_human": "2.9 KB"
+          },
+          {
+            "file": "pwm_gen_tb_compile_gate_attempt3.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_compile_gate_attempt3.json",
+            "size_bytes": 3011,
+            "size_human": "2.9 KB"
+          },
+          {
+            "file": "pwm_gen_tb_static_gate_attempt3.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_static_gate_attempt3.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "pwm_gen_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_compile_gate.json",
+            "size_bytes": 3011,
+            "size_human": "2.9 KB"
+          },
+          {
+            "file": "pwm_gen_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "pwm_gen_tb_repair_action_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb_repair_action_attempt1.json",
+            "size_bytes": 114,
+            "size_human": "114 B"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "pwm_gen_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen_tb.v",
+            "size_bytes": 2208,
+            "size_human": "2.2 KB"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "pwm_gen.v",
+            "path": "/home/vickynishad/OpenLane/designs/pwm_gen/src/pwm_gen.v",
+            "size_bytes": 915,
+            "size_human": "915 B"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "CONFIG",
+        "TESTBENCH",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 0.5,
+      "timestamp": "2026-03-06T01:39:32.846798",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "spi_master",
+      "complexity": "Simple",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "FORMAL_VERIFY",
+      "failed_stage_name": "Formal Verification",
+      "failed_stage_critical": false,
+      "failed_reason": "[FORMAL_VERIFY] Formal preflight failed: 1 issue(s).",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX",
+        "VERIFICATION"
+      ],
+      "completed_stages_count": 5,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "spi_master.log",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/spi_master.log",
+            "size_bytes": 14056,
+            "size_human": "13.7 KB"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "spi_master_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_tb.v",
+            "size_bytes": 1700,
+            "size_human": "1.7 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "spi_master_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_tb_compile_gate.json",
+            "size_bytes": 2180,
+            "size_human": "2.1 KB"
+          },
+          {
+            "file": "spi_master_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "spi_master_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_tb_compile_gate_attempt1.json",
+            "size_bytes": 2180,
+            "size_human": "2.1 KB"
+          },
+          {
+            "file": "spi_master_formal_preflight.json",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_formal_preflight.json",
+            "size_bytes": 292,
+            "size_human": "292 B"
+          },
+          {
+            "file": "spi_master_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "spi_master.v",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master.v",
+            "size_bytes": 4256,
+            "size_human": "4.2 KB"
+          },
+          {
+            "file": "spi_master_sva.sv",
+            "path": "/home/vickynishad/OpenLane/designs/spi_master/src/spi_master_sva.sv",
+            "size_bytes": 1188,
+            "size_human": "1.2 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "TESTBENCH",
+        "CONFIG",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 1.3,
+      "timestamp": "2026-03-06T01:40:00.129996",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "sync_fifo",
+      "complexity": "Simple",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "RTL_FIX",
+      "failed_stage_name": "RTL Lint & Syntax Fix",
+      "failed_stage_critical": true,
+      "failed_reason": "[RTL_FIX] Semantic rigor gate failed. Attempting mechanical width auto-fix.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "sync_fifo.log",
+            "path": "/home/vickynishad/OpenLane/designs/sync_fifo/sync_fifo.log",
+            "size_bytes": 53377,
+            "size_human": "52.1 KB"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "sync_fifo.v",
+            "path": "/home/vickynishad/OpenLane/designs/sync_fifo/src/sync_fifo.v",
+            "size_bytes": 1299,
+            "size_human": "1.3 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": false,
+      "gds_generated": false,
+      "duration_minutes": 2.4,
+      "timestamp": "2026-03-06T01:41:16.885242",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "alu8",
+      "complexity": "Medium",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "FORMAL_VERIFY",
+      "failed_stage_name": "Formal Verification",
+      "failed_stage_critical": false,
+      "failed_reason": "[FORMAL_VERIFY] Yosys SVA preflight failed. Regenerating SVA with error context.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX",
+        "VERIFICATION",
+        "FORMAL_VERIFY"
+      ],
+      "completed_stages_count": 6,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "alu8.log",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/alu8.log",
+            "size_bytes": 47547,
+            "size_human": "46.4 KB"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "alu8_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_tb.v",
+            "size_bytes": 2674,
+            "size_human": "2.6 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "alu8_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "alu8_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_tb_compile_gate.json",
+            "size_bytes": 13185,
+            "size_human": "12.9 KB"
+          },
+          {
+            "file": "alu8_coverage_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_coverage_attempt1.json",
+            "size_bytes": 850,
+            "size_human": "850 B"
+          },
+          {
+            "file": "alu8_coverage_latest.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_coverage_latest.json",
+            "size_bytes": 851,
+            "size_human": "851 B"
+          },
+          {
+            "file": "alu8_coverage_attempt2.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_coverage_attempt2.json",
+            "size_bytes": 850,
+            "size_human": "850 B"
+          },
+          {
+            "file": "alu8_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_tb_compile_gate_attempt1.json",
+            "size_bytes": 13185,
+            "size_human": "12.9 KB"
+          },
+          {
+            "file": "alu8_coverage_attempt3.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_coverage_attempt3.json",
+            "size_bytes": 851,
+            "size_human": "851 B"
+          },
+          {
+            "file": "alu8_coverage_attempt4.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_coverage_attempt4.json",
+            "size_bytes": 851,
+            "size_human": "851 B"
+          },
+          {
+            "file": "alu8_formal_preflight.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_formal_preflight.json",
+            "size_bytes": 89,
+            "size_human": "89 B"
+          },
+          {
+            "file": "alu8_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "alu8_sby_check.sv",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_sby_check.sv",
+            "size_bytes": 3908,
+            "size_human": "3.8 KB"
+          },
+          {
+            "file": "alu8_sva.sv",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8_sva.sv",
+            "size_bytes": 1810,
+            "size_human": "1.8 KB"
+          },
+          {
+            "file": "alu8.v",
+            "path": "/home/vickynishad/OpenLane/designs/alu8/src/alu8.v",
+            "size_bytes": 1517,
+            "size_human": "1.5 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "TESTBENCH",
+        "CONFIG",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 5.2,
+      "timestamp": "2026-03-06T01:43:39.134144",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "i2c_master",
+      "complexity": "Medium",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": null,
+      "failed_stage_name": null,
+      "failed_stage_critical": null,
+      "failed_reason": "\u2502 address, data, read/write, start trigger. Busy, done, error status. 50 MHz system clock.               \u2502",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "i2c_master.log",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/i2c_master.log",
+            "size_bytes": 24228,
+            "size_human": "23.7 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "i2c_master_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "i2c_master_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_tb_compile_gate.json",
+            "size_bytes": 5988,
+            "size_human": "5.8 KB"
+          },
+          {
+            "file": "i2c_master_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_tb_compile_gate_attempt1.json",
+            "size_bytes": 5988,
+            "size_human": "5.8 KB"
+          },
+          {
+            "file": "i2c_master_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "i2c_master_controller.v",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_controller.v",
+            "size_bytes": 1205,
+            "size_human": "1.2 KB"
+          },
+          {
+            "file": "i2c_master.v",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master.v",
+            "size_bytes": 619,
+            "size_human": "619 B"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "i2c_master_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/i2c_master/src/i2c_master_tb.v",
+            "size_bytes": 1543,
+            "size_human": "1.5 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "CONFIG",
+        "RTL",
+        "TESTBENCH"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 9.8,
+      "timestamp": "2026-03-06T01:48:48.644076",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "apb_timer",
+      "complexity": "Medium",
+      "attempt": 1,
+      "passed": true,
+      "timed_out": false,
+      "failed_stage": null,
+      "failed_stage_name": null,
+      "failed_stage_critical": null,
+      "failed_reason": null,
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX",
+        "VERIFICATION",
+        "FORMAL_VERIFY",
+        "REGRESSION"
+      ],
+      "completed_stages_count": 7,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "apb_timer.log",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/apb_timer.log",
+            "size_bytes": 26458,
+            "size_human": "25.8 KB"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "apb_timer.v",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer.v",
+            "size_bytes": 2418,
+            "size_human": "2.4 KB"
+          },
+          {
+            "file": "apb_timer_sva.sv",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_sva.sv",
+            "size_bytes": 1738,
+            "size_human": "1.7 KB"
+          },
+          {
+            "file": "apb_timer_sby_check.sv",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_sby_check.sv",
+            "size_bytes": 1743,
+            "size_human": "1.7 KB"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "apb_timer_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_tb.v",
+            "size_bytes": 1914,
+            "size_human": "1.9 KB"
+          }
+        ],
+        "CONFIG": [
+          {
+            "file": "apb_timer_tb_static_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_tb_static_gate.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "apb_timer_tb_static_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_tb_static_gate_attempt1.json",
+            "size_bytes": 258,
+            "size_human": "258 B"
+          },
+          {
+            "file": "apb_timer_tb_compile_gate.json",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_tb_compile_gate.json",
+            "size_bytes": 6322,
+            "size_human": "6.2 KB"
+          },
+          {
+            "file": "apb_timer_tb_compile_gate_attempt1.json",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_tb_compile_gate_attempt1.json",
+            "size_bytes": 6322,
+            "size_human": "6.2 KB"
+          },
+          {
+            "file": "apb_timer_formal_preflight.json",
+            "path": "/home/vickynishad/OpenLane/designs/apb_timer/src/apb_timer_formal_preflight.json",
+            "size_bytes": 89,
+            "size_human": "89 B"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "RTL",
+        "TESTBENCH",
+        "CONFIG"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 4.2,
+      "timestamp": "2026-03-06T01:58:37.404877",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "vga_ctrl",
+      "complexity": "Medium",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "RTL_FIX",
+      "failed_stage_name": "RTL Lint & Syntax Fix",
+      "failed_stage_critical": true,
+      "failed_reason": "[RTL_FIX] Semantic rigor gate failed. Attempting mechanical width auto-fix.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "vga_ctrl.log",
+            "path": "/home/vickynishad/OpenLane/designs/vga_ctrl/vga_ctrl.log",
+            "size_bytes": 803376,
+            "size_human": "784.5 KB"
+          }
+        ],
+        "TESTBENCH": [
+          {
+            "file": "vga_ctrl_tb.v",
+            "path": "/home/vickynishad/OpenLane/designs/vga_ctrl/src/vga_ctrl_tb.v",
+            "size_bytes": 510,
+            "size_human": "510 B"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "vga_ctrl.v",
+            "path": "/home/vickynishad/OpenLane/designs/vga_ctrl/src/vga_ctrl.v",
+            "size_bytes": 2957,
+            "size_human": "2.9 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "TESTBENCH",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": true,
+      "gds_generated": false,
+      "duration_minutes": 6.7,
+      "timestamp": "2026-03-06T02:02:46.652227",
+      "pdk": "sky130"
+    },
+    {
+      "design_id": "wb_uart",
+      "complexity": "Complex",
+      "attempt": 1,
+      "passed": false,
+      "timed_out": false,
+      "failed_stage": "RTL_FIX",
+      "failed_stage_name": "RTL Lint & Syntax Fix",
+      "failed_stage_critical": true,
+      "failed_reason": "[RTL_FIX] Already on fallback strategy. Build Failed.",
+      "completed_stages": [
+        "INIT",
+        "SPEC",
+        "RTL_GEN",
+        "RTL_FIX"
+      ],
+      "completed_stages_count": 4,
+      "artifacts": {
+        "LOG": [
+          {
+            "file": "wb_uart.log",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/wb_uart.log",
+            "size_bytes": 28250,
+            "size_human": "27.6 KB"
+          }
+        ],
+        "RTL": [
+          {
+            "file": "wb_uart_tx_fifo.v",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/src/wb_uart_tx_fifo.v",
+            "size_bytes": 1282,
+            "size_human": "1.3 KB"
+          },
+          {
+            "file": "wb_uart_wishbone_interface.v",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/src/wb_uart_wishbone_interface.v",
+            "size_bytes": 1041,
+            "size_human": "1.0 KB"
+          },
+          {
+            "file": "wb_uart_controller.v",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/src/wb_uart_controller.v",
+            "size_bytes": 1658,
+            "size_human": "1.6 KB"
+          },
+          {
+            "file": "wb_uart.v",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/src/wb_uart.v",
+            "size_bytes": 1638,
+            "size_human": "1.6 KB"
+          },
+          {
+            "file": "wb_uart_rx_fifo.v",
+            "path": "/home/vickynishad/OpenLane/designs/wb_uart/src/wb_uart_rx_fifo.v",
+            "size_bytes": 1282,
+            "size_human": "1.3 KB"
+          }
+        ]
+      },
+      "artifact_types": [
+        "LOG",
+        "RTL"
+      ],
+      "rtl_generated": true,
+      "testbench_generated": false,
+      "gds_generated": false,
+      "duration_minutes": 7.0,
+      "timestamp": "2026-03-06T02:09:26.491231",
+      "pdk": "sky130"
+    }
+  ]
+}

benchmark/run_benchmark.py

@@ -0,0 +1,549 @@
+#!/usr/bin/env python3
+#!/usr/bin/env python3
+"""
+AgentIC Benchmark Runner v2
+============================
+Runs 10 chip designs through the AgentIC pipeline and produces
+a detailed report of real pass/fail rates, stage failures, timing,
+and artifact recovery.
+
+Usage (from AgentIC root directory):
+    python3 benchmark/run_benchmark.py
+    python3 benchmark/run_benchmark.py --skip-openlane
+    python3 benchmark/run_benchmark.py --full-signoff
+    python3 benchmark/run_benchmark.py --design uart_tx
+    python3 benchmark/run_benchmark.py --pdk gf180
+"""
+
+import os
+import re
+import sys
+import json
+import time
+import argparse
+import datetime
+import subprocess
+from pathlib import Path
+
+# ─────────────────────────────────────────────────────────────
+# 10 TEST DESIGNS — simple to complex
+# ─────────────────────────────────────────────────────────────
+TEST_DESIGNS = [
+    {
+        "id": "counter8",
+        "complexity": "Simple",
+        "desc": (
+            "8-bit synchronous up-counter with active-high synchronous reset and "
+            "active-high enable. On every rising clock edge, if reset is high the "
+            "counter clears to zero. If enable is high and reset is low, the counter "
+            "increments by one. When it reaches 255 it wraps to zero. Output the 8-bit count."
+        ),
+    },
+    {
+        "id": "uart_tx",
+        "complexity": "Simple",
+        "desc": (
+            "UART transmitter at 115200 baud, 8N1 format. Accepts parallel 8-bit data "
+            "and a start signal. Outputs a serial TX line. 50 MHz system clock. "
+            "Signals transmission complete via a done flag. Idle state is logic high."
+        ),
+    },
+    {
+        "id": "pwm_gen",
+        "complexity": "Simple",
+        "desc": (
+            "PWM generator with a 16-bit period register and 16-bit duty cycle register, "
+            "both writable via a simple register interface with address and write-enable. "
+            "Outputs a single PWM signal. 50 MHz clock. Edge-aligned mode."
+        ),
+    },
+    {
+        "id": "spi_master",
+        "complexity": "Simple",
+        "desc": (
+            "SPI master controller, mode 0 only (CPOL=0 CPHA=0). 8-bit transfers. "
+            "Generates SCLK, MOSI, CS. Accepts MISO. Clock divider to set SPI speed "
+            "from 50 MHz system clock. Busy and done status signals."
+        ),
+    },
+    {
+        "id": "sync_fifo",
+        "complexity": "Simple",
+        "desc": (
+            "Synchronous FIFO, 8-bit data width, 16-entry depth, single clock domain. "
+            "Push and pop with full and empty flags. Almost-full flag when 2 or fewer "
+            "slots remain. Almost-empty flag when 2 or fewer entries stored."
+        ),
+    },
+    {
+        "id": "alu8",
+        "complexity": "Medium",
+        "desc": (
+            "8-bit ALU with 4-bit opcode selecting: ADD, SUB, AND, OR, XOR, NOT, "
+            "left shift by 1, right shift by 1, increment, decrement. Outputs 8-bit "
+            "result and 4-bit flags: zero, carry, overflow, negative. Fully combinational."
+        ),
+    },
+    {
+        "id": "i2c_master",
+        "complexity": "Medium",
+        "desc": (
+            "I2C master controller, standard mode 100 kHz. Generates SCL and SDA with "
+            "open-drain outputs. 7-bit addressing. Handles START, STOP conditions. "
+            "ACK/NACK detection. Register interface for address, data, read/write, "
+            "start trigger. Busy, done, error status. 50 MHz system clock."
+        ),
+    },
+    {
+        "id": "apb_timer",
+        "complexity": "Medium",
+        "desc": (
+            "32-bit APB timer peripheral with interrupt. APB3 slave interface with "
+            "PCLK, PRESETn, PSEL, PENABLE, PWRITE, PADDR, PWDATA, PRDATA, PREADY. "
+            "Registers: control, prescaler, reload value, current count, interrupt status. "
+            "Supports one-shot and continuous modes. Interrupt when counter reaches zero. "
+            "Prescaler divides clock 1 to 65536."
+        ),
+    },
+    {
+        "id": "vga_ctrl",
+        "complexity": "Medium",
+        "desc": (
+            "VGA timing controller for 640x480 at 60 Hz. Generates HSYNC and VSYNC "
+            "with correct timing. Outputs current pixel X and Y coordinates and "
+            "active video enable signal. Pixel clock input at 25 MHz."
+        ),
+    },
+    {
+        "id": "wb_uart",
+        "complexity": "Complex",
+        "desc": (
+            "UART transceiver with Wishbone B4 slave interface. 8N1 format. "
+            "Configurable baud rate via baud divisor register. 16-byte TX FIFO and "
+            "16-byte RX FIFO. Wishbone registers: TX data, RX data, status "
+            "(TX full, TX empty, RX full, RX empty, overrun), control (baud divisor, "
+            "loopback enable), interrupt enable. Interrupt on RX available and TX empty. "
+            "50 MHz clock. Wishbone signals: CLK_I RST_I ADR_I DAT_I DAT_O WE_I STB_I ACK_O CYC_I."
+        ),
+    },
+]
+
+# ─────────────────────────────────────────────────────────────
+# STAGE METADATA
+# ─────────────────────────────────────────────────────────────
+STAGE_INFO = {
+    "INIT":           {"name": "Environment Setup",        "critical": True},
+    "SPEC":           {"name": "Architectural Planning",   "critical": True},
+    "RTL_GEN":        {"name": "RTL Generation",           "critical": True},
+    "RTL_FIX":        {"name": "RTL Lint & Syntax Fix",    "critical": True},
+    "VERIFICATION":   {"name": "Functional Simulation",    "critical": True},
+    "FORMAL_VERIFY":  {"name": "Formal Verification",      "critical": False},
+    "COVERAGE_CHECK": {"name": "Coverage Closure",         "critical": False},
+    "REGRESSION":     {"name": "Regression Testing",       "critical": False},
+    "SDC_GEN":        {"name": "Timing Constraints",       "critical": True},
+    "FLOORPLAN":      {"name": "Physical Floorplanning",   "critical": True},
+    "HARDENING":      {"name": "Place & Route",            "critical": True},
+    "CONVERGENCE":    {"name": "Timing Convergence",       "critical": True},
+    "ECO_PATCH":      {"name": "Engineering Change Order", "critical": False},
+    "SIGNOFF":        {"name": "DRC/LVS/STA Signoff",      "critical": True},
+}
+
+SUCCESS_MARKERS = [
+    "PIPELINE COMPLETE", "BUILD COMPLETE", "ALL STAGES PASSED",
+    "SIGNOFF PASSED", "BUILD SUCCEEDED", "SUCCESS",
+]
+FAILURE_MARKERS = [
+    "PIPELINE FAILED", "BUILD FAILED", "FATAL ERROR",
+    "STAGE FAILED", "ABORTING", "FAIL-CLOSED",
+]
+
+STAGE_PATTERN = re.compile(
+    r"\b(INIT|SPEC|RTL_GEN|RTL_FIX|VERIFICATION|FORMAL_VERIFY|"
+    r"COVERAGE_CHECK|REGRESSION|SDC_GEN|FLOORPLAN|HARDENING|"
+    r"CONVERGENCE|ECO_PATCH|SIGNOFF)\b",
+    re.IGNORECASE,
+)
+
+
+def parse_args():
+    p = argparse.ArgumentParser(description="AgentIC Benchmark Runner v2")
+    p.add_argument("--pdk", default="sky130", choices=["sky130", "gf180"])
+    p.add_argument("--skip-openlane", action="store_true")
+    p.add_argument("--skip-coverage", action="store_true")
+    p.add_argument("--full-signoff", action="store_true")
+    p.add_argument("--design", default=None)
+    p.add_argument("--max-retries", default=3, type=int)
+    p.add_argument("--output-dir", default="benchmark/results")
+    p.add_argument("--attempts", default=1, type=int)
+    p.add_argument("--timeout", default=3600, type=int)
+    return p.parse_args()
+
+
+def build_command(design, args):
+    cmd = [
+        "python3", "main.py", "build",
+        "--name", design["id"],
+        "--desc", design["desc"],
+        "--pdk-profile", args.pdk,
+        "--max-retries", str(args.max_retries),
+        "--strict-gates",
+    ]
+    if args.skip_openlane:
+        cmd.append("--skip-openlane")
+    if args.skip_coverage:
+        cmd.append("--skip-coverage")
+    if args.full_signoff:
+        cmd.append("--full-signoff")
+    return cmd
+
+
+def detect_pass_fail(stdout, stderr, returncode):
+    combined = (stdout + stderr).upper()
+    for marker in FAILURE_MARKERS:
+        if marker in combined:
+            return False
+    for marker in SUCCESS_MARKERS:
+        if marker in combined:
+            return True
+    return returncode == 0
+
+
+def extract_failed_stage(stdout, stderr):
+    combined = stdout + stderr
+    last_stage = None
+    for line in combined.split("\n"):
+        m = STAGE_PATTERN.search(line)
+        if m:
+            last_stage = m.group(1).upper()
+        if any(kw in line.upper() for kw in ["FAILED", "ERROR", "FATAL", "ABORT", "FAIL-CLOSED"]):
+            return last_stage, line.strip()[:250]
+    return None, None
+
+
+def extract_completed_stages(stdout):
+    completed = []
+    for line in stdout.split("\n"):
+        m = STAGE_PATTERN.search(line)
+        if m:
+            stage = m.group(1).upper()
+            if any(kw in line.upper() for kw in [
+                "COMPLETE", "PASSED", "SUCCESS", "DONE", "TRANSITION", "FINISHED"
+            ]):
+                if stage not in completed:
+                    completed.append(stage)
+    return completed
+
+
+def find_openlane_root():
+    env = os.environ.get("OPENLANE_ROOT")
+    if env and Path(env).exists():
+        return env
+    for c in [Path.home() / "OpenLane", Path("/opt/OpenLane")]:
+        if c.exists():
+            return str(c)
+    return str(Path.home() / "OpenLane")
+
+
+def find_artifacts(design_id, openlane_root):
+    """Only find files actually belonging to THIS design — no false positives."""
+    found = {}
+    type_map = {
+        ".v": "RTL", ".sv": "RTL", ".sva": "FORMAL", ".sby": "FORMAL",
+        ".sdc": "TIMING", ".tcl": "PHYSICAL", ".lef": "PHYSICAL",
+        ".def": "PHYSICAL", ".gds": "PHYSICAL", ".json": "CONFIG",
+        ".log": "LOG", ".rpt": "SIGNOFF",
+    }
+    scan_dirs = [
+        Path(f"outputs/{design_id}"),
+        Path(f"results/{design_id}"),
+        Path(f"designs/{design_id}"),
+        Path(openlane_root) / "designs" / design_id,
+    ]
+    for d in scan_dirs:
+        if not d.exists():
+            continue
+        for f in d.rglob("*"):
+            if not f.is_file():
+                continue
+            # STRICT: only files where design_id is in filename OR direct parent folder
+            in_name   = design_id.lower() in f.name.lower()
+            in_parent = design_id.lower() in f.parent.name.lower()
+            if not (in_name or in_parent):
+                continue
+            atype = type_map.get(f.suffix.lower())
+            if not atype:
+                continue
+            if atype == "RTL" and "_tb" in f.name.lower():
+                atype = "TESTBENCH"
+            if atype not in found:
+                found[atype] = []
+            sz = f.stat().st_size
+            found[atype].append({
+                "file": f.name,
+                "path": str(f),
+                "size_bytes": sz,
+                "size_human": fmt_size(sz),
+            })
+    return found
+
+
+def fmt_size(b):
+    if b < 1024:      return f"{b} B"
+    elif b < 1048576: return f"{b/1024:.1f} KB"
+    else:             return f"{b/1048576:.1f} MB"
+
+
+def run_build(design, args, attempt):
+    openlane_root = find_openlane_root()
+    cmd = build_command(design, args)
+    timestamp = datetime.datetime.now().isoformat()
+
+    print(f"\n{'─'*60}")
+    print(f"  Design   : {design['id']} ({design['complexity']})")
+    print(f"  Attempt  : {attempt}")
+    print(f"  PDK      : {args.pdk}")
+    print(f"  Command  : {' '.join(cmd[:6])} ...")
+    print(f"{'─'*60}")
+
+    start = time.time()
+    try:
+        proc = subprocess.run(cmd, capture_output=True, text=True, timeout=args.timeout)
+        stdout, stderr, retcode = proc.stdout, proc.stderr, proc.returncode
+    except subprocess.TimeoutExpired:
+        dur = round((time.time() - start) / 60, 1)
+        print(f"  Result   : ✗ TIMEOUT ({dur} min)")
+        return make_result(design, attempt, args, False, "TIMEOUT",
+                           f"Exceeded {args.timeout}s timeout", [], {}, dur, timestamp, True)
+    except FileNotFoundError:
+        print("ERROR: main.py not found. Run from AgentIC root.")
+        sys.exit(1)
+
+    dur    = round((time.time() - start) / 60, 1)
+    passed = detect_pass_fail(stdout, stderr, retcode)
+
+    # Sanity check — real builds never finish in under 2 minutes
+    # BUT only apply this if no real stages completed (otherwise it was a real fast failure)
+    completed = extract_completed_stages(stdout)
+    if dur < 2.0 and len(completed) <= 1:
+        print(f"  ⚠ WARNING: Finished in {dur} min with no meaningful progress.")
+        print(f"  ⚠ Check that your CLI args match and the orchestrator actually ran.")
+        passed       = False
+        failed_stage = "INIT"
+        failed_reason = f"Build exited in {dur} min with ≤1 stage — CLI args may be wrong."
+    elif dur < 2.0:
+        # Build ran real stages but failed fast — use real failure data
+        print(f"  ⚠ NOTE: Build completed in {dur} min (fast failure after {len(completed)} stages).")
+        failed_stage, failed_reason = (None, None) if passed else extract_failed_stage(stdout, stderr)
+    else:
+        failed_stage, failed_reason = (None, None) if passed else extract_failed_stage(stdout, stderr)
+
+
+    artifacts  = find_artifacts(design["id"], openlane_root)
+
+    status    = "✓ PASS" if passed else "✗ FAIL"
+    fail_info = ""
+    if failed_stage:
+        name      = STAGE_INFO.get(failed_stage, {}).get("name", failed_stage)
+        fail_info = f" — failed at {failed_stage} ({name})"
+
+    print(f"  Result   : {status}{fail_info}")
+    print(f"  Time     : {dur} min")
+    print(f"  Stages   : {len(completed)} completed")
+    print(f"  Artifacts: {', '.join(artifacts.keys()) if artifacts else 'none found for this design'}")
+
+    return make_result(design, attempt, args, passed, failed_stage,
+                       failed_reason, completed, artifacts, dur, timestamp)
+
+
+def make_result(design, attempt, args, passed, failed_stage, failed_reason,
+                completed, artifacts, duration, timestamp, timed_out=False):
+    info = STAGE_INFO.get(failed_stage, {}) if failed_stage else {}
+    return {
+        "design_id":              design["id"],
+        "complexity":             design["complexity"],
+        "attempt":                attempt,
+        "passed":                 passed,
+        "timed_out":              timed_out,
+        "failed_stage":           failed_stage,
+        "failed_stage_name":      info.get("name"),
+        "failed_stage_critical":  info.get("critical"),
+        "failed_reason":          failed_reason,
+        "completed_stages":       completed,
+        "completed_stages_count": len(completed),
+        "artifacts":              artifacts,
+        "artifact_types":         list(artifacts.keys()),
+        "rtl_generated":          "RTL" in artifacts,
+        "testbench_generated":    "TESTBENCH" in artifacts,
+        "gds_generated":          "PHYSICAL" in artifacts,
+        "duration_minutes":       duration,
+        "timestamp":              timestamp,
+        "pdk":                    args.pdk,
+    }
+
+
+def print_summary(results):
+    passed  = [r for r in results if r["passed"]]
+    failed  = [r for r in results if not r["passed"]]
+    rate    = len(passed) / len(results) * 100 if results else 0
+    avg     = sum(r["duration_minutes"] for r in results) / len(results)
+    fails   = {}
+    for r in failed:
+        s = r.get("failed_stage")
+        if s: fails[s] = fails.get(s, 0) + 1
+
+    print(f"\n{'═'*60}")
+    print(f"  BENCHMARK COMPLETE")
+    print(f"{'═'*60}")
+    print(f"  Pass Rate : {rate:.0f}%  ({len(passed)}/{len(results)})")
+    print(f"  Avg Time  : {avg:.1f} min")
+    print(f"{'─'*60}")
+    for r in passed:
+        print(f"    ✓  {r['design_id']:<22} {r['duration_minutes']} min")
+    for r in failed:
+        at = r.get("failed_stage_name") or r.get("failed_stage") or "unknown"
+        print(f"    ✗  {r['design_id']:<22} failed at {at}")
+    if fails:
+        worst = max(fails, key=fails.get)
+        name  = STAGE_INFO.get(worst, {}).get("name", worst)
+        print(f"\n  ⚠  Bottleneck: {worst} ({name}) — fix this first")
+    print(f"{'═'*60}\n")
+
+
+def generate_markdown(results, args):
+    today  = datetime.date.today().strftime("%B %d, %Y")
+    passed = [r for r in results if r["passed"]]
+    failed = [r for r in results if not r["passed"]]
+    rate   = len(passed) / len(results) * 100 if results else 0
+    avg    = sum(r["duration_minutes"] for r in results) / len(results)
+    fails  = {}
+    for r in failed:
+        s = r.get("failed_stage")
+        if s: fails[s] = fails.get(s, 0) + 1
+
+    L = [
+        f"# AgentIC Benchmark Report",
+        f"**Date:** {today}  ",
+        f"**PDK:** {args.pdk}  ",
+        f"**Model:** NVIDIA NIM — Llama 3.3 70B  ",
+        f"**Mode:** {'RTL only' if args.skip_openlane else 'Full pipeline'}",
+        "",
+        "## Summary",
+        "| Metric | Value |",
+        "|--------|-------|",
+        f"| Total Designs | {len(results)} |",
+        f"| **First-Attempt Pass Rate** | **{rate:.0f}% ({len(passed)}/{len(results)})** |",
+        f"| Average Build Time | {avg:.1f} min |",
+        f"| RTL Generated (incl. failures) | {sum(1 for r in results if r.get('rtl_generated'))}/{len(results)} |",
+        f"| GDS Generated | {sum(1 for r in results if r.get('gds_generated'))}/{len(results)} |",
+        "",
+        "## Results",
+        "| Design | Complexity | Pass? | Failed At | Time | RTL | GDS |",
+        "|--------|-----------|-------|-----------|------|-----|-----|",
+    ]
+    for r in results:
+        s = "✓" if r["passed"] else "✗"
+        f = r.get("failed_stage_name") or r.get("failed_stage") or "—"
+        L.append(f"| {r['design_id']} | {r['complexity']} | {s} | {f} | {r['duration_minutes']} min | {'✓' if r.get('rtl_generated') else '✗'} | {'✓' if r.get('gds_generated') else '✗'} |")
+
+    if fails:
+        L += ["", "## Stage Failure Analysis",
+              "| Stage | Industry Name | Failures | Critical? |",
+              "|-------|--------------|----------|-----------|"]
+        for stage, count in sorted(fails.items(), key=lambda x: -x[1]):
+            info = STAGE_INFO.get(stage, {})
+            L.append(f"| {stage} | {info.get('name', stage)} | {count} | {'🔴 Yes' if info.get('critical') else '🟡 Optional'} |")
+        worst = max(fails, key=fails.get)
+        L += ["", f"**Fix `{worst}` first.**"]
+
+    L += [
+        "", "## Which Stages Matter in Industry",
+        "| Stage | Skip OK? | Why |",
+        "|-------|----------|-----|",
+        "| RTL_GEN + RTL_FIX | ❌ Never | This is the chip |",
+        "| VERIFICATION | ❌ Never | Proves it works |",
+        "| HARDENING | ❌ Never | Physical layout |",
+        "| SIGNOFF | ❌ Never | Fab requirement |",
+        "| FORMAL_VERIFY | ✅ Simple designs | Optional for non-safety-critical |",
+        "| COVERAGE_CHECK | ✅ If sim passes | Nice to have |",
+        "| REGRESSION | ✅ Yes | Corner cases only |",
+        "| ECO_PATCH | ✅ First attempt | Only if signoff fails |",
+        "| CONVERGENCE | ✅ Simple designs | Embedded in hardening |",
+        "", "---",
+        f"*Generated by AgentIC Benchmark Runner — {today}*",
+    ]
+    return "\n".join(L)
+
+
+def main():
+    args = parse_args()
+
+    if not Path("main.py").exists():
+        print("ERROR: Run from AgentIC root directory (where main.py is).")
+        sys.exit(1)
+
+    output_dir = Path(args.output_dir)
+    output_dir.mkdir(parents=True, exist_ok=True)
+
+    designs = TEST_DESIGNS
+    if args.design:
+        designs = [d for d in TEST_DESIGNS if d["id"] == args.design]
+        if not designs:
+            print(f"ERROR: '{args.design}' not found.")
+            print(f"Available IDs: {[d['id'] for d in TEST_DESIGNS]}")
+            sys.exit(1)
+
+    total    = len(designs) * args.attempts
+    est_mins = total * 25
+
+    print(f"\n{'═'*60}")
+    print(f"  AgentIC Benchmark Runner v2")
+    print(f"{'═'*60}")
+    print(f"  Designs   : {len(designs)}")
+    print(f"  Total runs: {total}")
+    print(f"  PDK       : {args.pdk}")
+    mode_parts = []
+    if args.skip_openlane:
+        mode_parts.append("RTL only (--skip-openlane)")
+    else:
+        mode_parts.append("Full pipeline")
+    if args.skip_coverage:
+        mode_parts.append("skip coverage (--skip-coverage)")
+    print(f"  Mode      : {', '.join(mode_parts)}")
+    print(f"  Est. time : ~{est_mins} min")
+    print(f"  Output    : {output_dir}/")
+    print(f"{'═'*60}\n")
+
+    all_results = []
+    date_str    = datetime.date.today().strftime("%Y-%m-%d")
+
+    for design in designs:
+        for attempt in range(1, args.attempts + 1):
+            result = run_build(design, args, attempt)
+            all_results.append(result)
+            # Save after every build
+            with open(output_dir / f"interim_{date_str}.json", "w") as f:
+                json.dump({"results": all_results}, f, indent=2)
+
+    # Final saves
+    with open(output_dir / f"benchmark_{date_str}.json", "w") as f:
+        json.dump({
+            "meta": {
+                "date": date_str, "pdk": args.pdk,
+                "pass_rate_pct": round(
+                    len([r for r in all_results if r["passed"]]) / len(all_results) * 100, 1
+                )
+            },
+            "results": all_results
+        }, f, indent=2)
+
+    md_path = output_dir / f"benchmark_{date_str}.md"
+    with open(md_path, "w") as f:
+        f.write(generate_markdown(all_results, args))
+
+    print_summary(all_results)
+    print(f"  Saved: {md_path}")
+    print(f"  Saved: {output_dir}/benchmark_{date_str}.json\n")
+
+
+if __name__ == "__main__":
+    main()

docs/IP_SAFETY_AND_EXPANSION.md

@@ -0,0 +1,146 @@
+# AgentIC — IP Safety, Data Privacy & Expansion Plan
+
+## 1. Is Your IP Secure?
+
+**Short answer: Yes, by design — with caveats to understand.**
+
+Your chip designs (RTL, specs, build prompts) pass through external LLM APIs during the build. Here is precisely what leaves the system and what never does.
+
+---
+
+## 2. What Data Leaves AgentIC
+
+| Data | Where it goes | Can you control it? |
+|---|---|---|
+| Design description + RTL prompts | NVIDIA NIM API (`integrate.api.nvidia.com`) | Yes — route to local Ollama instead |
+| Spec + RTL during agent reasoning | Same NVIDIA endpoint | Yes — BYOK plan lets you use your own hosted API |
+| Build logs | Stays on server only | N/A — never sent externally |
+| VCD waveforms | Stays on server only | N/A |
+| GDS layout files | Stays on server only | N/A |
+| Training JSONL export | Stays on local disk (`training/agentic_sft_data.jsonl`) | N/A — never uploaded |
+| API keys | HuggingFace Space Secrets (encrypted at rest by HF) | Yes — rotate at any time |
+| User profiles + build counts | Supabase (only when auth is enabled) | Yes — opt-in, use your own Supabase project |
+
+**Nothing is ever sold, shared, or used to train third-party models.** The training JSONL is written locally on your machine or HF Space persistent storage — it stays yours.
+
+---
+
+## 3. The LLM API Risk — And How to Eliminate It
+
+When a user submits `"Design a 32-bit RISC-V processor with branch prediction"`, that prompt goes to NVIDIA's inference endpoint. NVIDIA's [API Terms of Service](https://www.nvidia.com/en-us/agreements/enterprise-software/nvidia-api-trial-terms-of-service/) state they do not use API inputs to train their models.
+
+**If your design is confidential, use the BYOK plan:**
+- Set `plan = byok` for your account in Supabase
+- Store your own API key (pointing to a **self-hosted** vLLM/Ollama endpoint)
+- The build runs entirely on-premises — nothing leaves your network
+
+**Self-hosted LLM options (zero data egress):**
+```
+# Ollama — local GPU inference
+LLM_BASE_URL=http://localhost:11434
+LLM_MODEL=ollama/llama3.3:70b
+
+# vLLM on your own server
+LLM_BASE_URL=http://YOUR_SERVER:8000/v1
+LLM_MODEL=meta-llama/Llama-3.3-70B-Instruct
+```
+
+---
+
+## 4. What Stays Completely Private
+
+These never leave the system under any configuration:
+
+- **EDA tool execution** — `iverilog`, `verilator`, `yosys`, `sby` run 100% locally
+- **VCD simulation waveforms** — generated and stored locally
+- **GDS chip layouts** — OpenLane output, stays on disk
+- **Training JSONL** — local fine-tuning data, never uploaded
+- **Build logs** — streamed to your browser via SSE, never stored externally
+- **Supabase data** — your own Supabase project, your data
+
+---
+
+## 5. Expansion Plan
+
+### Phase 1 — Platform Foundation (Current)
+- [x] Multi-agent RTL build pipeline (RTL → Verification → Formal → Coverage → GDSII)
+- [x] Human-in-the-loop approval at each stage
+- [x] Supabase auth + plan tiers (Free / Starter / Pro / BYOK)
+- [x] Razorpay billing with webhook verification
+- [x] HuggingFace Spaces deployment (Docker)
+- [x] Training data export pipeline (local JSONL)
+
+### Phase 2 — Scale & Monetize (Q1 2026)
+- [ ] **Frontend auth UI** — login/signup pages using Supabase Auth JS SDK
+- [ ] **Pricing page** — Razorpay checkout integration in React
+- [ ] **User dashboard** — build history, plan status, upgrade prompts
+- [ ] **BYOK key management UI** — set/update encrypted API key from browser
+- [ ] **Team accounts** — shared plan, shared build quota
+
+### Phase 3 — IP Hardening (Q2 2026)
+- [ ] **On-premise mode** — single Docker Compose stack with bundled local LLM (Ollama)
+- [ ] **Air-gapped deployment guide** — no internet required, all EDA tools + LLM in one stack
+- [ ] **Design vault** — encrypted storage for completed RTL/GDS with per-user S3-compatible bucket
+- [ ] **Differential privacy** on training export — strip user identifiers from JSONL before fine-tuning
+- [ ] **Audit log** — every API call that contains design data is logged with timestamp + user
+
+### Phase 4 — Enterprise (Q3 2026)
+- [ ] **SSO** — SAML/OIDC via Supabase (works with Google Workspace, Okta)
+- [ ] **NDA-grade deployment** — dedicated HF Space per enterprise tenant with isolated secrets
+- [ ] **Custom PDK support** — bring your own standard cell library without submitting it to any cloud
+- [ ] **Multi-project wafer slot reservation** — integration with Efabless / Skywater shuttle APIs
+- [ ] **SLA agreement** — 99.9% uptime on HF Pro+ hardware (A10G GPU)
+
+---
+
+## 6. Security Architecture Summary
+
+```
+User Browser
+     │
+     │  HTTPS (TLS 1.3)
+     ▼
+HuggingFace Space (Docker container)
+     │
+     ├── FastAPI (server/api.py)
+     │       ├── Supabase JWT verification  ← user never sees DB directly
+     │       ├── Plan guard (402 on limit)
+     │       └── BYOK key decrypt          ← key never logged
+     │
+     ├── LLM call  ─��────────────────────► NVIDIA NIM API (or your private endpoint)
+     │       └── Design prompt goes here   ← only this crosses the boundary
+     │
+     ├── EDA tools (iverilog, yosys, sby)  ← 100% local, no network calls
+     │
+     └── Build artifacts → local disk
+             training/agentic_sft_data.jsonl  ← yours only
+
+Supabase (your project)
+     ├── profiles (plan, build count, encrypted BYOK key)
+     ├── builds (job history)
+     └── payments (Razorpay records)
+```
+
+---
+
+## 7. Secrets You Control
+
+| Secret | Stored where | How to rotate |
+|---|---|---|
+| `NVIDIA_API_KEY` | HF Space Secrets + local `.env` | NVIDIA dashboard → regenerate |
+| `SUPABASE_SERVICE_KEY` | HF Space Secrets only | Supabase → Settings → API |
+| `ENCRYPTION_KEY` | HF Space Secrets only | Change + re-encrypt stored BYOK keys |
+| `RAZORPAY_KEY_SECRET` | HF Space Secrets only | Razorpay dashboard |
+| `HF_TOKEN` | GitHub Actions Secrets | HuggingFace → Settings → Tokens |
+
+**Rotate all keys immediately if:**
+- A key appears in any public log, PR, or error message
+- You suspect unauthorized use
+- Any team member with access leaves
+
+To update HF Space secrets programmatically:
+```python
+from huggingface_hub import HfApi
+api = HfApi(token="your_new_hf_token")
+api.add_space_secret("vxkyyy/AgentIC", "NVIDIA_API_KEY", "new_value")
+```

metircs/apb_timer/apb_timer_industry_benchmark_20260306_020245.json

@@ -0,0 +1,80 @@
+{
+  "design_name": "apb_timer",
+  "generated_at_epoch": 1772742765,
+  "build_status": "SUCCESS",
+  "signoff_result": "UNKNOWN",
+  "pdk_profile": "sky130",
+  "pdk": "sky130A",
+  "std_cell_library": "sky130_fd_sc_hd",
+  "verification_metadata": {
+    "tb_gate_mode": "strict",
+    "tb_max_retries": 3,
+    "tb_fallback_template": "uvm_lite",
+    "tb_static_fail_count": 0,
+    "tb_compile_fail_count": 0,
+    "tb_repair_fail_count": 0,
+    "tb_gate_history_count": 1,
+    "tb_gate_history": [
+      {
+        "timestamp": 1772742645,
+        "gate": "compile",
+        "ok": true,
+        "action": "gate_pass",
+        "issue_categories": [
+          "compile_ok"
+        ],
+        "fingerprint": "f0eae3025ab704df"
+      }
+    ],
+    "coverage_backend": "auto",
+    "coverage_fallback_policy": "fallback_oss",
+    "coverage_profile": "balanced",
+    "coverage_thresholds": {
+      "line": 85.0,
+      "branch": 80.0,
+      "toggle": 75.0,
+      "functional": 80.0
+    },
+    "coverage_mode": "unknown",
+    "coverage_error_kind": "",
+    "coverage_diag_path": "",
+    "coverage_threshold_pass": {
+      "line": false,
+      "branch": false,
+      "toggle": false,
+      "functional": false
+    }
+  },
+  "industry_benchmark": {
+    "area_um2": 0.0,
+    "cell_count": 0.0,
+    "utilization_pct": 0.0,
+    "timing_wns_ns": 0.0,
+    "timing_tns_ns": 0.0,
+    "hold_slack_ns": 0.0,
+    "drc_violations": -1,
+    "lvs_errors": -1,
+    "antenna_violations": -1,
+    "total_power_mw": 0.0,
+    "internal_power_mw": 0.0,
+    "switching_power_mw": 0.0,
+    "leakage_power_uw": 0.0,
+    "irdrop_vpwr_mv": 0.0,
+    "irdrop_vgnd_mv": 0.0,
+    "congestion_usage_pct": 0.0,
+    "congestion_overflow": 0,
+    "coverage_line_pct": 0.0,
+    "coverage_branch_pct": 0.0,
+    "coverage_toggle_pct": 0.0,
+    "coverage_functional_pct": 0.0,
+    "coverage_backend": "auto",
+    "coverage_mode": "unknown",
+    "formal_result": "PASS",
+    "lec_result": "UNKNOWN",
+    "regression_passed": 0,
+    "regression_total": 0,
+    "clock_period_ns": "10.0",
+    "pivots_used": 0,
+    "global_steps": 7
+  }
+}

metircs/apb_timer/apb_timer_industry_benchmark_20260306_020245.md

@@ -0,0 +1,39 @@
+# apb_timer Industry Benchmark Metrics
+
+- Generated At (epoch): `1772742765`
+- Build Status: `SUCCESS`
+- Signoff Result: `UNKNOWN`
+- PDK Profile: `sky130`
+
+| Metric | Value |
+|---|---|
+| `area_um2` | `0.0` |
+| `cell_count` | `0.0` |
+| `utilization_pct` | `0.0` |
+| `timing_wns_ns` | `0.0` |
+| `timing_tns_ns` | `0.0` |
+| `hold_slack_ns` | `0.0` |
+| `drc_violations` | `-1` |
+| `lvs_errors` | `-1` |
+| `antenna_violations` | `-1` |
+| `total_power_mw` | `0.0` |
+| `internal_power_mw` | `0.0` |
+| `switching_power_mw` | `0.0` |
+| `leakage_power_uw` | `0.0` |
+| `irdrop_vpwr_mv` | `0.0` |
+| `irdrop_vgnd_mv` | `0.0` |
+| `congestion_usage_pct` | `0.0` |
+| `congestion_overflow` | `0` |
+| `coverage_line_pct` | `0.0` |
+| `coverage_branch_pct` | `0.0` |
+| `coverage_toggle_pct` | `0.0` |
+| `coverage_functional_pct` | `0.0` |
+| `coverage_backend` | `auto` |
+| `coverage_mode` | `unknown` |
+| `formal_result` | `PASS` |
+| `lec_result` | `UNKNOWN` |
+| `regression_passed` | `0` |
+| `regression_total` | `0` |
+| `clock_period_ns` | `10.0` |
+| `pivots_used` | `0` |
+| `global_steps` | `7` |

metircs/apb_timer/latest.json

@@ -0,0 +1,80 @@
+{
+  "design_name": "apb_timer",
+  "generated_at_epoch": 1772742765,
+  "build_status": "SUCCESS",
+  "signoff_result": "UNKNOWN",
+  "pdk_profile": "sky130",
+  "pdk": "sky130A",
+  "std_cell_library": "sky130_fd_sc_hd",
+  "verification_metadata": {
+    "tb_gate_mode": "strict",
+    "tb_max_retries": 3,
+    "tb_fallback_template": "uvm_lite",
+    "tb_static_fail_count": 0,
+    "tb_compile_fail_count": 0,
+    "tb_repair_fail_count": 0,
+    "tb_gate_history_count": 1,
+    "tb_gate_history": [
+      {
+        "timestamp": 1772742645,
+        "gate": "compile",
+        "ok": true,
+        "action": "gate_pass",
+        "issue_categories": [
+          "compile_ok"
+        ],
+        "fingerprint": "f0eae3025ab704df"
+      }
+    ],
+    "coverage_backend": "auto",
+    "coverage_fallback_policy": "fallback_oss",
+    "coverage_profile": "balanced",
+    "coverage_thresholds": {
+      "line": 85.0,
+      "branch": 80.0,
+      "toggle": 75.0,
+      "functional": 80.0
+    },
+    "coverage_mode": "unknown",
+    "coverage_error_kind": "",
+    "coverage_diag_path": "",
+    "coverage_threshold_pass": {
+      "line": false,
+      "branch": false,
+      "toggle": false,
+      "functional": false
+    }
+  },
+  "industry_benchmark": {
+    "area_um2": 0.0,
+    "cell_count": 0.0,
+    "utilization_pct": 0.0,
+    "timing_wns_ns": 0.0,
+    "timing_tns_ns": 0.0,
+    "hold_slack_ns": 0.0,
+    "drc_violations": -1,
+    "lvs_errors": -1,
+    "antenna_violations": -1,
+    "total_power_mw": 0.0,
+    "internal_power_mw": 0.0,
+    "switching_power_mw": 0.0,
+    "leakage_power_uw": 0.0,
+    "irdrop_vpwr_mv": 0.0,
+    "irdrop_vgnd_mv": 0.0,
+    "congestion_usage_pct": 0.0,
+    "congestion_overflow": 0,
+    "coverage_line_pct": 0.0,
+    "coverage_branch_pct": 0.0,
+    "coverage_toggle_pct": 0.0,
+    "coverage_functional_pct": 0.0,
+    "coverage_backend": "auto",
+    "coverage_mode": "unknown",
+    "formal_result": "PASS",
+    "lec_result": "UNKNOWN",
+    "regression_passed": 0,
+    "regression_total": 0,
+    "clock_period_ns": "10.0",
+    "pivots_used": 0,
+    "global_steps": 7
+  }
+}

metircs/apb_timer/latest.md

@@ -0,0 +1,39 @@
+# apb_timer Industry Benchmark Metrics
+
+- Generated At (epoch): `1772742765`
+- Build Status: `SUCCESS`
+- Signoff Result: `UNKNOWN`
+- PDK Profile: `sky130`
+
+| Metric | Value |
+|---|---|
+| `area_um2` | `0.0` |
+| `cell_count` | `0.0` |
+| `utilization_pct` | `0.0` |
+| `timing_wns_ns` | `0.0` |
+| `timing_tns_ns` | `0.0` |
+| `hold_slack_ns` | `0.0` |
+| `drc_violations` | `-1` |
+| `lvs_errors` | `-1` |
+| `antenna_violations` | `-1` |
+| `total_power_mw` | `0.0` |
+| `internal_power_mw` | `0.0` |
+| `switching_power_mw` | `0.0` |
+| `leakage_power_uw` | `0.0` |
+| `irdrop_vpwr_mv` | `0.0` |
+| `irdrop_vgnd_mv` | `0.0` |
+| `congestion_usage_pct` | `0.0` |
+| `congestion_overflow` | `0` |
+| `coverage_line_pct` | `0.0` |
+| `coverage_branch_pct` | `0.0` |
+| `coverage_toggle_pct` | `0.0` |
+| `coverage_functional_pct` | `0.0` |
+| `coverage_backend` | `auto` |
+| `coverage_mode` | `unknown` |
+| `formal_result` | `PASS` |
+| `lec_result` | `UNKNOWN` |
+| `regression_passed` | `0` |
+| `regression_total` | `0` |
+| `clock_period_ns` | `10.0` |
+| `pivots_used` | `0` |
+| `global_steps` | `7` |

metircs/counter8/counter8_industry_benchmark_20260306_013138.json

@@ -0,0 +1,100 @@
+{
+  "design_name": "counter8",
+  "generated_at_epoch": 1772740898,
+  "build_status": "SUCCESS",
+  "signoff_result": "UNKNOWN",
+  "pdk_profile": "sky130",
+  "pdk": "sky130A",
+  "std_cell_library": "sky130_fd_sc_hd",
+  "verification_metadata": {
+    "tb_gate_mode": "strict",
+    "tb_max_retries": 3,
+    "tb_fallback_template": "uvm_lite",
+    "tb_static_fail_count": 0,
+    "tb_compile_fail_count": 1,
+    "tb_repair_fail_count": 0,
+    "tb_gate_history_count": 3,
+    "tb_gate_history": [
+      {
+        "timestamp": 1772740616,
+        "gate": "compile",
+        "ok": false,
+        "action": "gate_fail",
+        "issue_categories": [
+          "compile_error"
+        ],
+        "fingerprint": "ae3cc7ecd62b2214"
+      },
+      {
+        "timestamp": 1772740616,
+        "gate": "compile",
+        "ok": false,
+        "action": "auto_repair",
+        "issue_categories": [
+          "compile_error"
+        ],
+        "fingerprint": "ae3cc7ecd62b2214"
+      },
+      {
+        "timestamp": 1772740616,
+        "gate": "compile",
+        "ok": true,
+        "action": "gate_pass",
+        "issue_categories": [
+          "compile_ok"
+        ],
+        "fingerprint": "db727dd2dc2e58b0"
+      }
+    ],
+    "coverage_backend": "auto",
+    "coverage_fallback_policy": "fallback_oss",
+    "coverage_profile": "balanced",
+    "coverage_thresholds": {
+      "line": 85.0,
+      "branch": 80.0,
+      "toggle": 75.0,
+      "functional": 80.0
+    },
+    "coverage_mode": "unknown",
+    "coverage_error_kind": "",
+    "coverage_diag_path": "",
+    "coverage_threshold_pass": {
+      "line": false,
+      "branch": false,
+      "toggle": false,
+      "functional": false
+    }
+  },
+  "industry_benchmark": {
+    "area_um2": 0.0,
+    "cell_count": 0.0,
+    "utilization_pct": 0.0,
+    "timing_wns_ns": 0.0,
+    "timing_tns_ns": 0.0,
+    "hold_slack_ns": 0.0,
+    "drc_violations": -1,
+    "lvs_errors": -1,
+    "antenna_violations": -1,
+    "total_power_mw": 0.0,
+    "internal_power_mw": 0.0,
+    "switching_power_mw": 0.0,
+    "leakage_power_uw": 0.0,
+    "irdrop_vpwr_mv": 0.0,
+    "irdrop_vgnd_mv": 0.0,
+    "congestion_usage_pct": 0.0,
+    "congestion_overflow": 0,
+    "coverage_line_pct": 0.0,
+    "coverage_branch_pct": 0.0,
+    "coverage_toggle_pct": 0.0,
+    "coverage_functional_pct": 0.0,
+    "coverage_backend": "auto",
+    "coverage_mode": "unknown",
+    "formal_result": "PASS",
+    "lec_result": "UNKNOWN",
+    "regression_passed": 0,
+    "regression_total": 0,
+    "clock_period_ns": "10.0",
+    "pivots_used": 0,
+    "global_steps": 13
+  }
+}

metircs/counter8/counter8_industry_benchmark_20260306_013138.md

@@ -0,0 +1,39 @@
+# counter8 Industry Benchmark Metrics
+
+- Generated At (epoch): `1772740898`
+- Build Status: `SUCCESS`
+- Signoff Result: `UNKNOWN`
+- PDK Profile: `sky130`
+
+| Metric | Value |
+|---|---|
+| `area_um2` | `0.0` |
+| `cell_count` | `0.0` |
+| `utilization_pct` | `0.0` |
+| `timing_wns_ns` | `0.0` |
+| `timing_tns_ns` | `0.0` |
+| `hold_slack_ns` | `0.0` |
+| `drc_violations` | `-1` |
+| `lvs_errors` | `-1` |
+| `antenna_violations` | `-1` |
+| `total_power_mw` | `0.0` |
+| `internal_power_mw` | `0.0` |
+| `switching_power_mw` | `0.0` |
+| `leakage_power_uw` | `0.0` |
+| `irdrop_vpwr_mv` | `0.0` |
+| `irdrop_vgnd_mv` | `0.0` |
+| `congestion_usage_pct` | `0.0` |
+| `congestion_overflow` | `0` |
+| `coverage_line_pct` | `0.0` |
+| `coverage_branch_pct` | `0.0` |
+| `coverage_toggle_pct` | `0.0` |
+| `coverage_functional_pct` | `0.0` |
+| `coverage_backend` | `auto` |
+| `coverage_mode` | `unknown` |
+| `formal_result` | `PASS` |
+| `lec_result` | `UNKNOWN` |
+| `regression_passed` | `0` |
+| `regression_total` | `0` |
+| `clock_period_ns` | `10.0` |
+| `pivots_used` | `0` |
+| `global_steps` | `13` |

metircs/counter8/latest.json

@@ -0,0 +1,100 @@
+{
+  "design_name": "counter8",
+  "generated_at_epoch": 1772740898,
+  "build_status": "SUCCESS",
+  "signoff_result": "UNKNOWN",
+  "pdk_profile": "sky130",
+  "pdk": "sky130A",
+  "std_cell_library": "sky130_fd_sc_hd",
+  "verification_metadata": {
+    "tb_gate_mode": "strict",
+    "tb_max_retries": 3,
+    "tb_fallback_template": "uvm_lite",
+    "tb_static_fail_count": 0,
+    "tb_compile_fail_count": 1,
+    "tb_repair_fail_count": 0,
+    "tb_gate_history_count": 3,
+    "tb_gate_history": [
+      {
+        "timestamp": 1772740616,
+        "gate": "compile",
+        "ok": false,
+        "action": "gate_fail",
+        "issue_categories": [
+          "compile_error"
+        ],
+        "fingerprint": "ae3cc7ecd62b2214"
+      },
+      {
+        "timestamp": 1772740616,
+        "gate": "compile",
+        "ok": false,
+        "action": "auto_repair",
+        "issue_categories": [
+          "compile_error"
+        ],
+        "fingerprint": "ae3cc7ecd62b2214"
+      },
+      {
+        "timestamp": 1772740616,
+        "gate": "compile",
+        "ok": true,
+        "action": "gate_pass",
+        "issue_categories": [
+          "compile_ok"
+        ],
+        "fingerprint": "db727dd2dc2e58b0"
+      }
+    ],
+    "coverage_backend": "auto",
+    "coverage_fallback_policy": "fallback_oss",
+    "coverage_profile": "balanced",
+    "coverage_thresholds": {
+      "line": 85.0,
+      "branch": 80.0,
+      "toggle": 75.0,
+      "functional": 80.0
+    },
+    "coverage_mode": "unknown",
+    "coverage_error_kind": "",
+    "coverage_diag_path": "",
+    "coverage_threshold_pass": {
+      "line": false,
+      "branch": false,
+      "toggle": false,
+      "functional": false
+    }
+  },
+  "industry_benchmark": {
+    "area_um2": 0.0,
+    "cell_count": 0.0,
+    "utilization_pct": 0.0,
+    "timing_wns_ns": 0.0,
+    "timing_tns_ns": 0.0,
+    "hold_slack_ns": 0.0,
+    "drc_violations": -1,
+    "lvs_errors": -1,
+    "antenna_violations": -1,
+    "total_power_mw": 0.0,
+    "internal_power_mw": 0.0,
+    "switching_power_mw": 0.0,
+    "leakage_power_uw": 0.0,
+    "irdrop_vpwr_mv": 0.0,
+    "irdrop_vgnd_mv": 0.0,
+    "congestion_usage_pct": 0.0,
+    "congestion_overflow": 0,
+    "coverage_line_pct": 0.0,
+    "coverage_branch_pct": 0.0,
+    "coverage_toggle_pct": 0.0,
+    "coverage_functional_pct": 0.0,
+    "coverage_backend": "auto",
+    "coverage_mode": "unknown",
+    "formal_result": "PASS",
+    "lec_result": "UNKNOWN",
+    "regression_passed": 0,
+    "regression_total": 0,
+    "clock_period_ns": "10.0",
+    "pivots_used": 0,
+    "global_steps": 13
+  }
+}

metircs/counter8/latest.md

@@ -0,0 +1,39 @@
+# counter8 Industry Benchmark Metrics
+
+- Generated At (epoch): `1772740898`
+- Build Status: `SUCCESS`
+- Signoff Result: `UNKNOWN`
+- PDK Profile: `sky130`
+
+| Metric | Value |
+|---|---|
+| `area_um2` | `0.0` |
+| `cell_count` | `0.0` |
+| `utilization_pct` | `0.0` |
+| `timing_wns_ns` | `0.0` |
+| `timing_tns_ns` | `0.0` |
+| `hold_slack_ns` | `0.0` |
+| `drc_violations` | `-1` |
+| `lvs_errors` | `-1` |
+| `antenna_violations` | `-1` |
+| `total_power_mw` | `0.0` |
+| `internal_power_mw` | `0.0` |
+| `switching_power_mw` | `0.0` |
+| `leakage_power_uw` | `0.0` |
+| `irdrop_vpwr_mv` | `0.0` |
+| `irdrop_vgnd_mv` | `0.0` |
+| `congestion_usage_pct` | `0.0` |
+| `congestion_overflow` | `0` |
+| `coverage_line_pct` | `0.0` |
+| `coverage_branch_pct` | `0.0` |
+| `coverage_toggle_pct` | `0.0` |
+| `coverage_functional_pct` | `0.0` |
+| `coverage_backend` | `auto` |
+| `coverage_mode` | `unknown` |
+| `formal_result` | `PASS` |
+| `lec_result` | `UNKNOWN` |
+| `regression_passed` | `0` |
+| `regression_total` | `0` |
+| `clock_period_ns` | `10.0` |
+| `pivots_used` | `0` |
+| `global_steps` | `13` |

metircs/the_dhruva_chip_is/latest.json

@@ -0,0 +1,90 @@
+{
+  "design_name": "the_dhruva_chip_is",
+  "generated_at_epoch": 1773041127,
+  "build_status": "SUCCESS",
+  "signoff_result": "UNKNOWN",
+  "pdk_profile": "sky130",
+  "pdk": "sky130A",
+  "std_cell_library": "sky130_fd_sc_hd",
+  "verification_metadata": {
+    "tb_gate_mode": "strict",
+    "tb_max_retries": 3,
+    "tb_fallback_template": "uvm_lite",
+    "tb_static_fail_count": 0,
+    "tb_compile_fail_count": 0,
+    "tb_repair_fail_count": 0,
+    "tb_gate_history_count": 2,
+    "tb_gate_history": [
+      {
+        "timestamp": 1773041052,
+        "gate": "compile",
+        "ok": true,
+        "action": "gate_pass",
+        "issue_categories": [
+          "compile_ok"
+        ],
+        "fingerprint": "fe89b3612bbd8d10"
+      },
+      {
+        "timestamp": 1773041078,
+        "gate": "compile",
+        "ok": true,
+        "action": "gate_pass",
+        "issue_categories": [
+          "compile_ok"
+        ],
+        "fingerprint": "719d55d7cf9f66b7"
+      }
+    ],
+    "coverage_backend": "auto",
+    "coverage_fallback_policy": "fail_closed",
+    "coverage_profile": "balanced",
+    "coverage_thresholds": {
+      "line": 85.0,
+      "branch": 80.0,
+      "toggle": 75.0,
+      "functional": 80.0
+    },
+    "coverage_mode": "unknown",
+    "coverage_error_kind": "",
+    "coverage_diag_path": "",
+    "coverage_threshold_pass": {
+      "line": false,
+      "branch": false,
+      "toggle": false,
+      "functional": false
+    }
+  },
+  "industry_benchmark": {
+    "area_um2": 0.0,
+    "cell_count": 0.0,
+    "utilization_pct": 0.0,
+    "timing_wns_ns": 0.0,
+    "timing_tns_ns": 0.0,
+    "hold_slack_ns": 0.0,
+    "drc_violations": -1,
+    "lvs_errors": -1,
+    "antenna_violations": -1,
+    "total_power_mw": 0.0,
+    "internal_power_mw": 0.0,
+    "switching_power_mw": 0.0,
+    "leakage_power_uw": 0.0,
+    "irdrop_vpwr_mv": 0.0,
+    "irdrop_vgnd_mv": 0.0,
+    "congestion_usage_pct": 0.0,
+    "congestion_overflow": 0,
+    "coverage_line_pct": 0.0,
+    "coverage_branch_pct": 0.0,
+    "coverage_toggle_pct": 0.0,
+    "coverage_functional_pct": 0.0,
+    "coverage_backend": "auto",
+    "coverage_mode": "unknown",
+    "formal_result": "UNKNOWN",
+    "lec_result": "UNKNOWN",
+    "regression_passed": 0,
+    "regression_total": 0,
+    "clock_period_ns": "10.0",
+    "pivots_used": 0,
+    "global_steps": 15
+  }
+}

metircs/the_dhruva_chip_is/latest.md

@@ -0,0 +1,39 @@
+# the_dhruva_chip_is Industry Benchmark Metrics
+
+- Generated At (epoch): `1773041127`
+- Build Status: `SUCCESS`
+- Signoff Result: `UNKNOWN`
+- PDK Profile: `sky130`
+
+| Metric | Value |
+|---|---|
+| `area_um2` | `0.0` |
+| `cell_count` | `0.0` |
+| `utilization_pct` | `0.0` |
+| `timing_wns_ns` | `0.0` |
+| `timing_tns_ns` | `0.0` |
+| `hold_slack_ns` | `0.0` |
+| `drc_violations` | `-1` |
+| `lvs_errors` | `-1` |
+| `antenna_violations` | `-1` |
+| `total_power_mw` | `0.0` |
+| `internal_power_mw` | `0.0` |
+| `switching_power_mw` | `0.0` |
+| `leakage_power_uw` | `0.0` |
+| `irdrop_vpwr_mv` | `0.0` |
+| `irdrop_vgnd_mv` | `0.0` |
+| `congestion_usage_pct` | `0.0` |
+| `congestion_overflow` | `0` |
+| `coverage_line_pct` | `0.0` |
+| `coverage_branch_pct` | `0.0` |
+| `coverage_toggle_pct` | `0.0` |
+| `coverage_functional_pct` | `0.0` |
+| `coverage_backend` | `auto` |
+| `coverage_mode` | `unknown` |
+| `formal_result` | `UNKNOWN` |
+| `lec_result` | `UNKNOWN` |
+| `regression_passed` | `0` |
+| `regression_total` | `0` |
+| `clock_period_ns` | `10.0` |
+| `pivots_used` | `0` |
+| `global_steps` | `15` |

metircs/the_dhruva_chip_is/the_dhruva_chip_is_industry_benchmark_20260309_125527.json

@@ -0,0 +1,90 @@
+{
+  "design_name": "the_dhruva_chip_is",
+  "generated_at_epoch": 1773041127,
+  "build_status": "SUCCESS",
+  "signoff_result": "UNKNOWN",
+  "pdk_profile": "sky130",
+  "pdk": "sky130A",
+  "std_cell_library": "sky130_fd_sc_hd",
+  "verification_metadata": {
+    "tb_gate_mode": "strict",
+    "tb_max_retries": 3,
+    "tb_fallback_template": "uvm_lite",
+    "tb_static_fail_count": 0,
+    "tb_compile_fail_count": 0,
+    "tb_repair_fail_count": 0,
+    "tb_gate_history_count": 2,
+    "tb_gate_history": [
+      {
+        "timestamp": 1773041052,
+        "gate": "compile",
+        "ok": true,
+        "action": "gate_pass",
+        "issue_categories": [
+          "compile_ok"
+        ],
+        "fingerprint": "fe89b3612bbd8d10"
+      },
+      {
+        "timestamp": 1773041078,
+        "gate": "compile",
+        "ok": true,
+        "action": "gate_pass",
+        "issue_categories": [
+          "compile_ok"
+        ],
+        "fingerprint": "719d55d7cf9f66b7"
+      }
+    ],
+    "coverage_backend": "auto",
+    "coverage_fallback_policy": "fail_closed",
+    "coverage_profile": "balanced",
+    "coverage_thresholds": {
+      "line": 85.0,
+      "branch": 80.0,
+      "toggle": 75.0,
+      "functional": 80.0
+    },
+    "coverage_mode": "unknown",
+    "coverage_error_kind": "",
+    "coverage_diag_path": "",
+    "coverage_threshold_pass": {
+      "line": false,
+      "branch": false,
+      "toggle": false,
+      "functional": false
+    }
+  },
+  "industry_benchmark": {
+    "area_um2": 0.0,
+    "cell_count": 0.0,
+    "utilization_pct": 0.0,
+    "timing_wns_ns": 0.0,
+    "timing_tns_ns": 0.0,
+    "hold_slack_ns": 0.0,
+    "drc_violations": -1,
+    "lvs_errors": -1,
+    "antenna_violations": -1,
+    "total_power_mw": 0.0,
+    "internal_power_mw": 0.0,
+    "switching_power_mw": 0.0,
+    "leakage_power_uw": 0.0,
+    "irdrop_vpwr_mv": 0.0,
+    "irdrop_vgnd_mv": 0.0,
+    "congestion_usage_pct": 0.0,
+    "congestion_overflow": 0,
+    "coverage_line_pct": 0.0,
+    "coverage_branch_pct": 0.0,
+    "coverage_toggle_pct": 0.0,
+    "coverage_functional_pct": 0.0,
+    "coverage_backend": "auto",
+    "coverage_mode": "unknown",
+    "formal_result": "UNKNOWN",
+    "lec_result": "UNKNOWN",
+    "regression_passed": 0,
+    "regression_total": 0,
+    "clock_period_ns": "10.0",
+    "pivots_used": 0,
+    "global_steps": 15
+  }
+}

metircs/the_dhruva_chip_is/the_dhruva_chip_is_industry_benchmark_20260309_125527.md

@@ -0,0 +1,39 @@
+# the_dhruva_chip_is Industry Benchmark Metrics
+
+- Generated At (epoch): `1773041127`
+- Build Status: `SUCCESS`
+- Signoff Result: `UNKNOWN`
+- PDK Profile: `sky130`
+
+| Metric | Value |
+|---|---|
+| `area_um2` | `0.0` |
+| `cell_count` | `0.0` |
+| `utilization_pct` | `0.0` |
+| `timing_wns_ns` | `0.0` |
+| `timing_tns_ns` | `0.0` |
+| `hold_slack_ns` | `0.0` |
+| `drc_violations` | `-1` |
+| `lvs_errors` | `-1` |
+| `antenna_violations` | `-1` |
+| `total_power_mw` | `0.0` |
+| `internal_power_mw` | `0.0` |
+| `switching_power_mw` | `0.0` |
+| `leakage_power_uw` | `0.0` |
+| `irdrop_vpwr_mv` | `0.0` |
+| `irdrop_vgnd_mv` | `0.0` |
+| `congestion_usage_pct` | `0.0` |
+| `congestion_overflow` | `0` |
+| `coverage_line_pct` | `0.0` |
+| `coverage_branch_pct` | `0.0` |
+| `coverage_toggle_pct` | `0.0` |
+| `coverage_functional_pct` | `0.0` |
+| `coverage_backend` | `auto` |
+| `coverage_mode` | `unknown` |
+| `formal_result` | `UNKNOWN` |
+| `lec_result` | `UNKNOWN` |
+| `regression_passed` | `0` |
+| `regression_total` | `0` |
+| `clock_period_ns` | `10.0` |
+| `pivots_used` | `0` |
+| `global_steps` | `15` |

requirements.txt

@@ -2,6 +2,8 @@
 crewai==1.9.3
 crewai-tools
 langchain_openai
+litellm>=1.0.0
+openai>=1.0.0
 
 # ── CLI & Logging ─────────────────────────────────────────────────────
 typer

server/api.py

@@ -829,6 +829,12 @@ def read_root():
     return {"message": "AgentIC API is online", "version": "3.0.0"}
 
 
+@app.get("/ping")
+def ping():
+    """Zero-processing liveness probe for uptime monitors."""
+    return {"status": "ok"}
+
+
 @app.get("/health")
 def health_check():
     """Health probe — verifies the LLM backend is reachable."""

src/agentic/config.py

@@ -4,8 +4,12 @@ from dotenv import load_dotenv
 
 # Project Paths
 WORKSPACE_ROOT = os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__))))
-load_dotenv(os.path.join(WORKSPACE_ROOT, ".env"))
-load_dotenv()
+
+# Load .env file ONLY if it exists, and NEVER override environment variables
+# already set by the platform (e.g. HuggingFace Spaces secrets).
+_dotenv_path = os.path.join(WORKSPACE_ROOT, ".env")
+if os.path.isfile(_dotenv_path):
+    load_dotenv(_dotenv_path, override=False)
 
 OPENLANE_ROOT = os.environ.get("OPENLANE_ROOT", os.path.expanduser("~/OpenLane"))
 DESIGNS_DIR = os.path.join(OPENLANE_ROOT, "designs")

tests/test_reliability_contracts.py

@@ -0,0 +1,123 @@
+import sys
+import contextlib
+import unittest
+from unittest import mock
+from pathlib import Path
+
+REPO_ROOT = Path(__file__).resolve().parents[1]
+SRC_ROOT = REPO_ROOT / "src"
+if str(SRC_ROOT) not in sys.path:
+    sys.path.insert(0, str(SRC_ROOT))
+
+from agentic.contracts import FailureClass, extract_json_object, infer_failure_class, validate_agent_payload
+from agentic.orchestrator import BuildOrchestrator, BuildState
+
+
+class ReliabilityContractsTest(unittest.TestCase):
+    def _make_orchestrator(self) -> BuildOrchestrator:
+        orch = BuildOrchestrator(
+            name="demo",
+            desc="demo design",
+            llm=object(),
+            verbose=False,
+        )
+        orch.logger = mock.Mock()
+        orch.state = BuildState.VERIFICATION
+        orch.artifacts["rtl_code"] = (
+            "module demo(input logic clk, input logic rst_n, output logic y);\n"
+            "assign y = clk;\n"
+            "endmodule\n"
+        )
+        orch.artifacts["rtl_path"] = "/tmp/demo.v"
+        return orch
+
+    def test_extract_json_object_from_fenced_text(self):
+        raw = 'noise\n```json\n{"class":"B","root_cause":"bad"}\n```\n'
+        parsed = extract_json_object(raw)
+        self.assertEqual(parsed, {"class": "B", "root_cause": "bad"})
+
+    def test_validate_agent_payload_missing_keys(self):
+        errors = validate_agent_payload({"class": "A"}, ["class", "root_cause"])
+        self.assertEqual(errors, ["Missing required key 'root_cause'."])
+
+    def test_infer_failure_class(self):
+        cls = infer_failure_class(
+            producer="llm_fixer",
+            raw_output="This is not valid json",
+            diagnostics=["Missing required key 'root_cause'."],
+        )
+        self.assertEqual(cls, FailureClass.LLM_FORMAT_ERROR)
+
+    def test_transition_resets_retry_count(self):
+        orch = self._make_orchestrator()
+        orch.retry_count = 3
+        orch.transition(BuildState.FORMAL_VERIFY)
+        self.assertEqual(orch.retry_count, 0)
+
+    def test_required_artifact_handoff_raises(self):
+        orch = self._make_orchestrator()
+        with self.assertRaises(RuntimeError):
+            orch._consume_handoff("tb_regen_context", consumer="VERIFICATION", required=True)
+
+    def test_parse_structured_agent_json_rejects_prose(self):
+        orch = self._make_orchestrator()
+        result = orch._parse_structured_agent_json(
+            agent_name="VerificationAnalyst",
+            raw_output="The issue is likely in the RTL.",
+            required_keys=["class", "root_cause"],
+        )
+        self.assertFalse(result.ok)
+        self.assertEqual(result.failure_class, FailureClass.LLM_FORMAT_ERROR)
+
+    def test_validate_rtl_candidate_rejects_hierarchy_rewrite(self):
+        orch = self._make_orchestrator()
+        previous = (
+            "module demo(input logic clk, output logic y); assign y = clk; endmodule\n"
+            "module demo_helper(input logic a, output logic b); assign b = a; endmodule\n"
+        )
+        candidate = "module demo(input logic clk, output logic y); assign y = clk; endmodule\n"
+        issues = orch._validate_rtl_candidate(candidate, previous)
+        self.assertTrue(any("module inventory" in issue for issue in issues))
+
+    def test_validate_tb_candidate_requires_waveform_and_name(self):
+        orch = self._make_orchestrator()
+        issues = orch._validate_tb_candidate("module wrong_tb; initial begin $finish; end endmodule")
+        self.assertTrue(any("TB module name" in issue for issue in issues))
+        self.assertTrue(any("dumpfile" in issue for issue in issues))
+
+    def test_tb_regen_context_bypasses_golden_tb(self):
+        orch = self._make_orchestrator()
+        orch.artifacts["golden_tb"] = "module counter_tb; endmodule"
+        orch.artifacts["golden_template"] = "counter"
+        orch._set_artifact(
+            "tb_regen_context",
+            '{"issue":"pin mismatch"}',
+            producer="test",
+            consumer="VERIFICATION",
+            required=True,
+            blocking=True,
+        )
+        generated_tb = """module demo_tb;
+initial begin
+    $dumpfile("demo_wave.vcd");
+    $dumpvars(0, demo_tb);
+    $display("TEST FAILED");
+    $display("TEST PASSED");
+    $finish;
+end
+endmodule
+"""
+
+        with mock.patch("agentic.orchestrator.get_testbench_agent", return_value=object()), \
+             mock.patch("agentic.orchestrator.Task", side_effect=lambda **kwargs: kwargs), \
+             mock.patch.object(orch, "_kickoff_with_timeout", return_value=generated_tb) as kickoff, \
+             mock.patch("agentic.orchestrator.console.status", return_value=contextlib.nullcontext()), \
+             mock.patch("agentic.orchestrator.write_verilog", return_value="/tmp/demo_tb.v"), \
+             mock.patch("agentic.orchestrator.run_tb_static_contract_check", side_effect=RuntimeError("stop_after_generation")):
+            with self.assertRaisesRegex(RuntimeError, "stop_after_generation"):
+                orch.do_verification()
+        self.assertTrue(kickoff.called)
+
+
+if __name__ == "__main__":
+    unittest.main()

tests/test_vlsi_tools_temp_paths.py

@@ -0,0 +1,83 @@
+import os
+import subprocess
+import sys
+import tempfile
+import unittest
+from pathlib import Path
+from unittest import mock
+
+
+REPO_ROOT = Path(__file__).resolve().parents[1]
+SRC_ROOT = REPO_ROOT / "src"
+if str(SRC_ROOT) not in sys.path:
+    sys.path.insert(0, str(SRC_ROOT))
+
+from agentic.tools import vlsi_tools
+
+
+class TempPathRewriteTests(unittest.TestCase):
+    def test_rewrite_temp_paths_replaces_absolute_and_basename_forms(self):
+        original = "/workspace/designs/counter8/src/counter8.v"
+        staged = "/tmp/tmpabc/counter8.v"
+        staged_map = {original: staged}
+
+        rewritten_abs = vlsi_tools._rewrite_temp_paths(
+            f"%Error: {staged}:12:3: syntax error",
+            staged_map,
+        )
+        rewritten_base = vlsi_tools._rewrite_temp_paths(
+            "%Error: counter8.v:12:3: syntax error",
+            staged_map,
+        )
+
+        self.assertIn(original, rewritten_abs)
+        self.assertIn(original, rewritten_base)
+        self.assertNotIn("/tmp/tmpabc", rewritten_abs)
+        self.assertNotIn("/tmp/tmpabc", rewritten_base)
+
+    def test_rewrite_result_paths_sanitizes_all_text_fields(self):
+        original = "/workspace/designs/counter8/src/counter8.v"
+        staged = "/tmp/tmpxyz/counter8.v"
+        staged_map = {original: staged}
+        payload = {
+            "stdout": f"warning in {staged}:4:1",
+            "stderr": "counter8.v:7:2: syntax error",
+            "diagnostics": [
+                f"%Error: {staged}:9:9: bad token",
+                "counter8.v:10:11: width warning",
+            ],
+        }
+
+        sanitized = vlsi_tools._rewrite_result_paths(payload, staged_map)
+
+        for text in [sanitized["stdout"], sanitized["stderr"], *sanitized["diagnostics"]]:
+            self.assertIn(original, text)
+            self.assertNotIn("/tmp/tmpxyz", text)
+
+    def test_run_syntax_check_returns_original_path_in_legacy_message(self):
+        with tempfile.TemporaryDirectory() as src_dir:
+            rtl_path = os.path.join(src_dir, "counter8.v")
+            with open(rtl_path, "w", encoding="utf-8") as f:
+                f.write("module counter8; endmodule\n")
+
+            seen = {}
+
+            def fake_run(cmd, capture_output, text, timeout, cwd=None):
+                seen["cwd"] = cwd
+                return subprocess.CompletedProcess(
+                    cmd,
+                    1,
+                    stdout="",
+                    stderr=f"%Error: {cwd}/counter8.v:12:3: syntax error\n",
+                )
+
+            with mock.patch("agentic.tools.vlsi_tools.subprocess.run", side_effect=fake_run):
+                ok, message = vlsi_tools.run_syntax_check(rtl_path)
+
+        self.assertFalse(ok)
+        self.assertIn(rtl_path, message)
+        self.assertNotIn(seen["cwd"], message)
+
+
+if __name__ == "__main__":
+    unittest.main()