chore: stop tracking results and training files

leaderboard.md

@@ -1,10 +0,0 @@
-# AgentIC Autonomous Repair Performance Leaderboard
-
-| Model | Samples Tested | Pass@1 (Zero-Shot) | Pass@2 | Pass@3 | Pass@4 | Pass@5 (Final) |
-| --- | --- | --- | --- | --- | --- | --- |
-| ollama/hf.co/mradermacher/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF:Q4_K_M | 1 | 0.0% | 0.0% | 0.0% | 0.0% | 0.0% |
-
-*Note: Pass@N indicates the percentage of prompts that successfully generated valid, Syntactically-correct and Lint-free RTL within N autonomous iterations by the AgentIC framework.*
-
-### Failure Breakdown (After 5 Iterations)
-- **DRC/Lint**: 1

training/agentic_sft_data_with_reasoning.jsonl

@@ -1 +0,0 @@
-{"instruction": "Generate synthesizable SystemVerilog RTL for: test_counter", "input": "ARCHITECTURE SPEC:\n2026-02-24 00:39:17,037 - INFO -", "output": "<think>\nProvide a thorough analysis to guide future improvements.\n\n<think>\n1. **Requirement Analysis:**  \n   - Inputs: `clk` (clock), `rst_n` (active-low reset), `en` (count enable).  \n   - Outputs: `cnt` (8-bit parallel count value), `busy` (high when counting).  \n   - Behavior: On rising clock edge, if not in error state, increment counter; otherwise stay idle or error. Reset asynchronously clears to zero.\n\n2. **Logical Design Decisions:**  \n   - Use a 3-state FSM (`IDLE`, `CNT_EN`, `ERROR`) for control flow and error handling.\n   - Synchronous logic: all updates are clocked (except reset).\n   - Counter width is parameterizable, but fixed at 8 bits in this implementation.\n   - Enable synchronization via FF to avoid glitches.\n\n3. **Implementation Choices:**  \n   - Use an `always @(posedge clk or negedge rst_n)` block for synchronous logic and asynchronous reset.\n   - Registers: `state_reg` (FSM state), `cnt_reg` (count value).\n   - Next-state logic (`state_next`) determines next FSM state based on current state and inputs.\n   - Synchronous update of counter via FF (`en_ff`), ensuring enable is synchronized with clock.\n\n**Summary:**  \n- The RTL generator correctly identified the need for a synchronous, parameterizable 8-bit up-counter with error handling (ERROR state).  \n- It implemented a 3-state FSM to control counting and reset behavior, using registers and next-state logic as per standard Verilog/IEEE1800 practices.  \n- Synchronous enable synchronization is handled via FF, which\n</think>\nmodule test_counter #(\n    // Parameter for future width extension (currently fixed at 8 bits)\n    parameter int CNT_W = 8\n) (\n    // Clock and control inputs\n    input  logic               clk,\n    input  logic               rst_n,   // asynchronous active‑low reset\n    input  logic               en,      // count enable\n\n    // Parallel count output\n    output logic [CNT_W-1:0]     cnt,\n\n    // Optional busy status output (high when counting)\n    output logic               busy\n);\n\n// -------------------------------------------------------------\n//  Type Definitions\n// -------------------------------------------------------------\ntypedef enum logic [1:0] {\n    IDLE,\n    CNT_EN,\n    ERROR\n} state_t;\n\n// -------------------------------------------------------------\n//  Registers\n// -------------------------------------------------------------\nstate_t  state_reg;      // Current FSM state\nlogic [CNT_W-1:0] cnt_reg; // Current counter value\nlogic                 en_ff;     // Synchronized enable\nlogic [CNT_W:0]       cnt_next;  // Next count (adds 1, one extra bit for overflow)\nlogic                 busy_int;  // Intermediate busy signal\n\n// -------------------------------------------------------------\n//  State Register (synchronous)\n// -------------------------------------------------------------\nalways_ff @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        state_reg  <= IDLE;\n        cnt_reg    <= '0;\n        en_ff      <= 1'b0;\n    end else begin\n        en_ff      <= en;\n        state_reg  <= state_next;\n        // cnt_reg is updated with the registered next value below\n    end\nend\n\n// -------------------------------------------------------------\n//  Next‑State Computation (combinational)\n// -------------------------------------------------------------\nalways_comb begin\n    // Default next state is unchanged\n    state_next = state_reg;\n\n    // State transition logic\n    case (state_reg)\n        IDLE: begin\n            if (en && rst_n) state_next = CNT_EN;\n        end\n        CNT_EN: begin\n            if (!en) state_next = IDLE;\n        end\n        ERROR: state_next = IDLE; // safety net\n    endcase\nend\n\n// -------------------------------------------------------------\n//  Next‑Count Computation (combinational)\n// -------------------------------------------------------------\nalways_comb begin\n    // Increment by one, truncate to CNT_W bits (wrap‑around on overflow)\n    cnt_next = {1'b0, cnt_reg} + 8'd1; // 9‑bit addition, result fits in cnt_next\nend\n\n// -------------------------------------------------------------\n//  Busy Flag (combinational)\n// -------------------------------------------------------------\nalways_comb begin\n    // Busy when enable is asserted and reset is not active\n    busy_int = en && rst_n;\nend\n\n// -------------------------------------------------------------\n//  Counter Register Update (synchronous)\n// -------------------------------------------------------------\nalways_ff @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        cnt_reg <= '0;\n    end else begin\n        cnt_reg <= cnt_next[CNT_W-1:0]; // Retain only the lower CNT_W bits\n    end\nend\n\n// -------------------------------------------------------------\n//  Port Assignments\n// -------------------------------------------------------------\nassign cnt   = cnt_reg;\nassign busy  = busy_int;\n\nendmodule", "category": "rtl_generation", "design": "test_counter", "source_log": "/home/vickynishad/OpenLane/designs/test_counter/test_counter.log", "build_status": "UNKNOWN", "timestamp": "2026-02-24T01:26:58.336754", "has_reasoning": true, "reasoning_source": "build_log"}

verieval_results.json

@@ -1,10 +0,0 @@
-[
-    {
-        "task_id": "Prob140_fsm_hdlc",
-        "model": "NVIDIA Nemotron",
-        "pass_at": null,
-        "final_pass": false,
-        "error_type": "DRC/Lint",
-        "iterations_used": 5
-    }
-]