CombinedText stringlengths 4 3.42M |
|---|
------------------------------------------------------------------------------
-- --
-- GNAT LIBRARY COMPONENTS --
-- --
-- A D A . C O N T A I N E R S . --
-- I N D E F I N I T E _ H A S H E D _ M A P S --
-- --
-- S p e c --
-- --
-- Copyright (C) 2004-2005, Free Software Foundation, Inc. --
-- --
-- This specification is derived from the Ada Reference Manual for use with --
-- GNAT. The copyright notice above, and the license provisions that follow --
-- apply solely to the contents of the part following the private keyword. --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 2, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License --
-- for more details. You should have received a copy of the GNU General --
-- Public License distributed with GNAT; see file COPYING. If not, write --
-- to the Free Software Foundation, 51 Franklin Street, Fifth Floor, --
-- Boston, MA 02110-1301, USA. --
-- --
-- As a special exception, if other files instantiate generics from this --
-- unit, or you link this unit with other files to produce an executable, --
-- this unit does not by itself cause the resulting executable to be --
-- covered by the GNU General Public License. This exception does not --
-- however invalidate any other reasons why the executable file might be --
-- covered by the GNU Public License. --
-- --
-- This unit was originally developed by Matthew J Heaney. --
------------------------------------------------------------------------------
with Ada.Containers.Hash_Tables;
with Ada.Streams;
with Ada.Finalization;
generic
type Key_Type (<>) is private;
type Element_Type (<>) is private;
with function Hash (Key : Key_Type) return Hash_Type;
with function Equivalent_Keys (Left, Right : Key_Type) return Boolean;
with function "=" (Left, Right : Element_Type) return Boolean is <>;
package Ada.Containers.Indefinite_Hashed_Maps is
pragma Preelaborate;
type Map is tagged private;
type Cursor is private;
Empty_Map : constant Map;
No_Element : constant Cursor;
function "=" (Left, Right : Map) return Boolean;
function Capacity (Container : Map) return Count_Type;
procedure Reserve_Capacity
(Container : in out Map;
Capacity : Count_Type);
function Length (Container : Map) return Count_Type;
function Is_Empty (Container : Map) return Boolean;
procedure Clear (Container : in out Map);
function Key (Position : Cursor) return Key_Type;
function Element (Position : Cursor) return Element_Type;
procedure Replace_Element
(Container : in out Map;
Position : Cursor;
New_Item : Element_Type);
procedure Query_Element
(Position : Cursor;
Process : not null access procedure (Key : Key_Type;
Element : Element_Type));
procedure Update_Element
(Container : in out Map;
Position : Cursor;
Process : not null access procedure (Key : Key_Type;
Element : in out Element_Type));
procedure Move (Target : in out Map; Source : in out Map);
procedure Insert
(Container : in out Map;
Key : Key_Type;
New_Item : Element_Type;
Position : out Cursor;
Inserted : out Boolean);
procedure Insert
(Container : in out Map;
Key : Key_Type;
New_Item : Element_Type);
procedure Include
(Container : in out Map;
Key : Key_Type;
New_Item : Element_Type);
procedure Replace
(Container : in out Map;
Key : Key_Type;
New_Item : Element_Type);
procedure Exclude (Container : in out Map; Key : Key_Type);
procedure Delete (Container : in out Map; Key : Key_Type);
procedure Delete (Container : in out Map; Position : in out Cursor);
function First (Container : Map) return Cursor;
function Next (Position : Cursor) return Cursor;
procedure Next (Position : in out Cursor);
function Find (Container : Map; Key : Key_Type) return Cursor;
function Contains (Container : Map; Key : Key_Type) return Boolean;
function Element (Container : Map; Key : Key_Type) return Element_Type;
function Has_Element (Position : Cursor) return Boolean;
function Equivalent_Keys (Left, Right : Cursor) return Boolean;
function Equivalent_Keys (Left : Cursor; Right : Key_Type) return Boolean;
function Equivalent_Keys (Left : Key_Type; Right : Cursor) return Boolean;
procedure Iterate
(Container : Map;
Process : not null access procedure (Position : Cursor));
private
pragma Inline ("=");
pragma Inline (Length);
pragma Inline (Is_Empty);
pragma Inline (Clear);
pragma Inline (Key);
pragma Inline (Element);
pragma Inline (Move);
pragma Inline (Contains);
pragma Inline (Capacity);
pragma Inline (Reserve_Capacity);
pragma Inline (Has_Element);
pragma Inline (Equivalent_Keys);
type Node_Type;
type Node_Access is access Node_Type;
type Key_Access is access Key_Type;
type Element_Access is access Element_Type;
type Node_Type is limited record
Key : Key_Access;
Element : Element_Access;
Next : Node_Access;
end record;
package HT_Types is new Hash_Tables.Generic_Hash_Table_Types
(Node_Type,
Node_Access);
type Map is new Ada.Finalization.Controlled with record
HT : HT_Types.Hash_Table_Type;
end record;
use HT_Types;
use Ada.Finalization;
use Ada.Streams;
procedure Adjust (Container : in out Map);
procedure Finalize (Container : in out Map);
type Map_Access is access constant Map;
for Map_Access'Storage_Size use 0;
type Cursor is
record
Container : Map_Access;
Node : Node_Access;
end record;
procedure Write
(Stream : access Root_Stream_Type'Class;
Item : Cursor);
for Cursor'Write use Write;
procedure Read
(Stream : access Root_Stream_Type'Class;
Item : out Cursor);
for Cursor'Read use Read;
No_Element : constant Cursor :=
(Container => null,
Node => null);
procedure Write
(Stream : access Root_Stream_Type'Class;
Container : Map);
for Map'Write use Write;
procedure Read
(Stream : access Root_Stream_Type'Class;
Container : out Map);
for Map'Read use Read;
Empty_Map : constant Map := (Controlled with HT => (null, 0, 0, 0));
end Ada.Containers.Indefinite_Hashed_Maps;
|
------------------------------------------------------------------------------
-- --
-- Matreshka Project --
-- --
-- Ada Modeling Framework --
-- --
-- Runtime Library Component --
-- --
------------------------------------------------------------------------------
-- --
-- Copyright © 2011-2012, Vadim Godunko <vgodunko@gmail.com> --
-- All rights reserved. --
-- --
-- Redistribution and use in source and binary forms, with or without --
-- modification, are permitted provided that the following conditions --
-- are met: --
-- --
-- * Redistributions of source code must retain the above copyright --
-- notice, this list of conditions and the following disclaimer. --
-- --
-- * Redistributions in binary form must reproduce the above copyright --
-- notice, this list of conditions and the following disclaimer in the --
-- documentation and/or other materials provided with the distribution. --
-- --
-- * Neither the name of the Vadim Godunko, IE nor the names of its --
-- contributors may be used to endorse or promote products derived from --
-- this software without specific prior written permission. --
-- --
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS --
-- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT --
-- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR --
-- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT --
-- HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED --
-- TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR --
-- PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF --
-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING --
-- NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS --
-- SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. --
-- --
------------------------------------------------------------------------------
-- $Revision$ $Date$
------------------------------------------------------------------------------
-- This file is generated, don't edit it.
------------------------------------------------------------------------------
-- See Annex A.
------------------------------------------------------------------------------
with AMF.UMLDI.UML_Structure_Diagrams;
package AMF.UMLDI.UML_Object_Diagrams is
pragma Preelaborate;
type UMLDI_UML_Object_Diagram is limited interface
and AMF.UMLDI.UML_Structure_Diagrams.UMLDI_UML_Structure_Diagram;
type UMLDI_UML_Object_Diagram_Access is
access all UMLDI_UML_Object_Diagram'Class;
for UMLDI_UML_Object_Diagram_Access'Storage_Size use 0;
end AMF.UMLDI.UML_Object_Diagrams;
|
------------------------------------------------------------------------------
-- --
-- GNAT COMPILER COMPONENTS --
-- --
-- S Y S T E M . S H A R E D _ S T O R A G E --
-- --
-- S p e c --
-- --
-- Copyright (C) 1998-2020, Free Software Foundation, Inc. --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 3, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. --
-- --
-- As a special exception under Section 7 of GPL version 3, you are granted --
-- additional permissions described in the GCC Runtime Library Exception, --
-- version 3.1, as published by the Free Software Foundation. --
-- --
-- You should have received a copy of the GNU General Public License and --
-- a copy of the GCC Runtime Library Exception along with this program; --
-- see the files COPYING3 and COPYING.RUNTIME respectively. If not, see --
-- <http://www.gnu.org/licenses/>. --
-- --
-- GNAT was originally developed by the GNAT team at New York University. --
-- Extensive contributions were provided by Ada Core Technologies Inc. --
-- --
------------------------------------------------------------------------------
-- This package manages the shared/persistent storage required for
-- full implementation of variables in Shared_Passive packages, more
-- precisely variables whose enclosing dynamic scope is a shared
-- passive package. This implementation is specific to GNAT and GLADE
-- provides a more general implementation not dedicated to file
-- storage.
-- --------------------------
-- -- Shared Storage Model --
-- --------------------------
-- The basic model used is that each partition that references the
-- Shared_Passive package has a local copy of the package data that
-- is initialized in accordance with the declarations of the package
-- in the normal manner. The routines in System.Shared_Storage are
-- then used to ensure that the values in these separate copies are
-- properly synchronized with the state of the overall system.
-- In the GNAT implementation, this synchronization is ensured by
-- maintaining a set of files, in a designated directory. The
-- directory is designated by setting the environment variable
-- SHARED_MEMORY_DIRECTORY. This variable must be set for all
-- partitions. If the environment variable is not defined, then the
-- current directory is used.
-- There is one storage for each variable. The name is the fully
-- qualified name of the variable with all letters forced to lower
-- case. For example, the variable Var in the shared passive package
-- Pkg results in the storage name pkg.var.
-- If the storage does not exist, it indicates that no partition has
-- assigned a new value, so that the initial value is the correct
-- one. This is the critical component of the model. It means that
-- there is no system-wide synchronization required for initializing
-- the package, since the shared storages need not (and do not)
-- reflect the initial state. There is therefore no issue of
-- synchronizing initialization and read/write access.
-- -----------------------
-- -- Read/Write Access --
-- -----------------------
-- The approach is as follows:
-- For each shared variable, var, an instantiation of the below generic
-- package is created which provides Read and Write supporting procedures.
-- The routine Read in package System.Shared_Storage.Shared_Var_Procs
-- ensures to assign variable V to the last written value among processes
-- referencing it. A call to this procedure is generated by the expander
-- before each read access to the shared variable.
-- The routine Write in package System.Shared_Storage.Shared_Var_Proc
-- set a new value to the shared variable and, according to the used
-- implementation, propagate this value among processes referencing it.
-- A call to this procedure is generated by the expander after each
-- assignment of the shared variable.
-- Note: a special circuit allows the use of stream attributes Read and
-- Write for limited types (using the corresponding attribute for the
-- full type), but there are limitations on the data that can be placed
-- in shared passive partitions. See sem_smem.ads/adb for details.
-- ----------------------------------------------------------------
-- -- Handling of Protected Objects in Shared Passive Partitions --
-- ----------------------------------------------------------------
-- In the context of GNAT, during the execution of a protected
-- subprogram call, access is locked out using a locking mechanism
-- per protected object, as provided by the GNAT.Lock_Files
-- capability in the specific case of GNAT. This package contains the
-- lock and unlock calls, and the expander generates a call to the
-- lock routine before the protected call and a call to the unlock
-- routine after the protected call.
-- Within the code of the protected subprogram, the access to the
-- protected object itself uses the local copy, without any special
-- synchronization. Since global access is locked out, no other task
-- or partition can attempt to read or write this data as long as the
-- lock is held.
-- The data in the local copy does however need synchronizing with
-- the global values in the shared storage. This is achieved as
-- follows:
-- The protected object generates a read and assignment routine as
-- described for other shared passive variables. The code for the
-- 'Read and 'Write attributes (not normally allowed, but allowed
-- in this special case) simply reads or writes the values of the
-- components in the protected record.
-- The lock call is followed by a call to the shared read routine to
-- synchronize the local copy to contain the proper global value.
-- The unlock call in the procedure case only is preceded by a call
-- to the shared assign routine to synchronize the global shared
-- storages with the (possibly modified) local copy.
-- These calls to the read and assign routines, as well as the lock
-- and unlock routines, are inserted by the expander (see exp_smem.adb).
package System.Shared_Storage is
procedure Shared_Var_Lock (Var : String);
-- This procedure claims the shared storage lock. It is used for
-- protected types in shared passive packages. A call to this
-- locking routine is generated as the first operation in the code
-- for the body of a protected subprogram, and it busy waits if
-- the lock is busy.
procedure Shared_Var_Unlock (Var : String);
-- This procedure releases the shared storage lock obtained by a
-- prior call to the Shared_Var_Lock procedure, and is to be
-- generated as the last operation in the body of a protected
-- subprogram.
-- This generic package is instantiated for each shared passive
-- variable. It provides supporting procedures called upon each
-- read or write access by the expanded code.
generic
type Typ is limited private;
-- Shared passive variable type
V : in out Typ;
-- Shared passive variable
Full_Name : String;
-- Shared passive variable storage name
package Shared_Var_Procs is
procedure Read;
-- Shared passive variable access routine. Each reference to the
-- shared variable, V, is preceded by a call to the corresponding
-- Read procedure, which either leaves the initial value unchanged
-- if the storage does not exist, or reads the current value from
-- the shared storage.
procedure Write;
-- Shared passive variable assignment routine. Each assignment to
-- the shared variable, V, is followed by a call to the corresponding
-- Write procedure, which writes the new value to the shared storage.
end Shared_Var_Procs;
end System.Shared_Storage;
|
------------------------------------------------------------------------------
-- --
-- Matreshka Project --
-- --
-- Ada Modeling Framework --
-- --
-- Runtime Library Component --
-- --
------------------------------------------------------------------------------
-- --
-- Copyright © 2011-2012, Vadim Godunko <vgodunko@gmail.com> --
-- All rights reserved. --
-- --
-- Redistribution and use in source and binary forms, with or without --
-- modification, are permitted provided that the following conditions --
-- are met: --
-- --
-- * Redistributions of source code must retain the above copyright --
-- notice, this list of conditions and the following disclaimer. --
-- --
-- * Redistributions in binary form must reproduce the above copyright --
-- notice, this list of conditions and the following disclaimer in the --
-- documentation and/or other materials provided with the distribution. --
-- --
-- * Neither the name of the Vadim Godunko, IE nor the names of its --
-- contributors may be used to endorse or promote products derived from --
-- this software without specific prior written permission. --
-- --
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS --
-- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT --
-- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR --
-- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT --
-- HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED --
-- TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR --
-- PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF --
-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING --
-- NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS --
-- SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. --
-- --
------------------------------------------------------------------------------
-- $Revision$ $Date$
------------------------------------------------------------------------------
with AMF.Elements;
with AMF.Internals.Element_Collections;
with AMF.Internals.Helpers;
with AMF.Internals.Tables.UML_Attributes;
with AMF.Visitors.UML_Iterators;
with AMF.Visitors.UML_Visitors;
with League.Strings.Internals;
with Matreshka.Internals.Strings;
package body AMF.Internals.UML_Occurrence_Specifications is
-------------------
-- Enter_Element --
-------------------
overriding procedure Enter_Element
(Self : not null access constant UML_Occurrence_Specification_Proxy;
Visitor : in out AMF.Visitors.Abstract_Visitor'Class;
Control : in out AMF.Visitors.Traverse_Control) is
begin
if Visitor in AMF.Visitors.UML_Visitors.UML_Visitor'Class then
AMF.Visitors.UML_Visitors.UML_Visitor'Class
(Visitor).Enter_Occurrence_Specification
(AMF.UML.Occurrence_Specifications.UML_Occurrence_Specification_Access (Self),
Control);
end if;
end Enter_Element;
-------------------
-- Leave_Element --
-------------------
overriding procedure Leave_Element
(Self : not null access constant UML_Occurrence_Specification_Proxy;
Visitor : in out AMF.Visitors.Abstract_Visitor'Class;
Control : in out AMF.Visitors.Traverse_Control) is
begin
if Visitor in AMF.Visitors.UML_Visitors.UML_Visitor'Class then
AMF.Visitors.UML_Visitors.UML_Visitor'Class
(Visitor).Leave_Occurrence_Specification
(AMF.UML.Occurrence_Specifications.UML_Occurrence_Specification_Access (Self),
Control);
end if;
end Leave_Element;
-------------------
-- Visit_Element --
-------------------
overriding procedure Visit_Element
(Self : not null access constant UML_Occurrence_Specification_Proxy;
Iterator : in out AMF.Visitors.Abstract_Iterator'Class;
Visitor : in out AMF.Visitors.Abstract_Visitor'Class;
Control : in out AMF.Visitors.Traverse_Control) is
begin
if Iterator in AMF.Visitors.UML_Iterators.UML_Iterator'Class then
AMF.Visitors.UML_Iterators.UML_Iterator'Class
(Iterator).Visit_Occurrence_Specification
(Visitor,
AMF.UML.Occurrence_Specifications.UML_Occurrence_Specification_Access (Self),
Control);
end if;
end Visit_Element;
-----------------
-- Get_Covered --
-----------------
overriding function Get_Covered
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.Lifelines.UML_Lifeline_Access is
begin
raise Program_Error;
return Get_Covered (Self);
end Get_Covered;
-----------------
-- Set_Covered --
-----------------
overriding procedure Set_Covered
(Self : not null access UML_Occurrence_Specification_Proxy;
To : AMF.UML.Lifelines.UML_Lifeline_Access) is
begin
raise Program_Error;
end Set_Covered;
------------------
-- Get_To_After --
------------------
overriding function Get_To_After
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.General_Orderings.Collections.Set_Of_UML_General_Ordering is
begin
return
AMF.UML.General_Orderings.Collections.Wrap
(AMF.Internals.Element_Collections.Wrap
(AMF.Internals.Tables.UML_Attributes.Internal_Get_To_After
(Self.Element)));
end Get_To_After;
-------------------
-- Get_To_Before --
-------------------
overriding function Get_To_Before
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.General_Orderings.Collections.Set_Of_UML_General_Ordering is
begin
return
AMF.UML.General_Orderings.Collections.Wrap
(AMF.Internals.Element_Collections.Wrap
(AMF.Internals.Tables.UML_Attributes.Internal_Get_To_Before
(Self.Element)));
end Get_To_Before;
-----------------
-- Get_Covered --
-----------------
overriding function Get_Covered
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.Lifelines.Collections.Set_Of_UML_Lifeline is
begin
return
AMF.UML.Lifelines.Collections.Wrap
(AMF.Internals.Element_Collections.Wrap
(AMF.Internals.Tables.UML_Attributes.Internal_Get_Covered
(Self.Element)));
end Get_Covered;
-------------------------------
-- Get_Enclosing_Interaction --
-------------------------------
overriding function Get_Enclosing_Interaction
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.Interactions.UML_Interaction_Access is
begin
return
AMF.UML.Interactions.UML_Interaction_Access
(AMF.Internals.Helpers.To_Element
(AMF.Internals.Tables.UML_Attributes.Internal_Get_Enclosing_Interaction
(Self.Element)));
end Get_Enclosing_Interaction;
-------------------------------
-- Set_Enclosing_Interaction --
-------------------------------
overriding procedure Set_Enclosing_Interaction
(Self : not null access UML_Occurrence_Specification_Proxy;
To : AMF.UML.Interactions.UML_Interaction_Access) is
begin
AMF.Internals.Tables.UML_Attributes.Internal_Set_Enclosing_Interaction
(Self.Element,
AMF.Internals.Helpers.To_Element
(AMF.Elements.Element_Access (To)));
end Set_Enclosing_Interaction;
---------------------------
-- Get_Enclosing_Operand --
---------------------------
overriding function Get_Enclosing_Operand
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.Interaction_Operands.UML_Interaction_Operand_Access is
begin
return
AMF.UML.Interaction_Operands.UML_Interaction_Operand_Access
(AMF.Internals.Helpers.To_Element
(AMF.Internals.Tables.UML_Attributes.Internal_Get_Enclosing_Operand
(Self.Element)));
end Get_Enclosing_Operand;
---------------------------
-- Set_Enclosing_Operand --
---------------------------
overriding procedure Set_Enclosing_Operand
(Self : not null access UML_Occurrence_Specification_Proxy;
To : AMF.UML.Interaction_Operands.UML_Interaction_Operand_Access) is
begin
AMF.Internals.Tables.UML_Attributes.Internal_Set_Enclosing_Operand
(Self.Element,
AMF.Internals.Helpers.To_Element
(AMF.Elements.Element_Access (To)));
end Set_Enclosing_Operand;
--------------------------
-- Get_General_Ordering --
--------------------------
overriding function Get_General_Ordering
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.General_Orderings.Collections.Set_Of_UML_General_Ordering is
begin
return
AMF.UML.General_Orderings.Collections.Wrap
(AMF.Internals.Element_Collections.Wrap
(AMF.Internals.Tables.UML_Attributes.Internal_Get_General_Ordering
(Self.Element)));
end Get_General_Ordering;
---------------------------
-- Get_Client_Dependency --
---------------------------
overriding function Get_Client_Dependency
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.Dependencies.Collections.Set_Of_UML_Dependency is
begin
return
AMF.UML.Dependencies.Collections.Wrap
(AMF.Internals.Element_Collections.Wrap
(AMF.Internals.Tables.UML_Attributes.Internal_Get_Client_Dependency
(Self.Element)));
end Get_Client_Dependency;
-------------------------
-- Get_Name_Expression --
-------------------------
overriding function Get_Name_Expression
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.String_Expressions.UML_String_Expression_Access is
begin
return
AMF.UML.String_Expressions.UML_String_Expression_Access
(AMF.Internals.Helpers.To_Element
(AMF.Internals.Tables.UML_Attributes.Internal_Get_Name_Expression
(Self.Element)));
end Get_Name_Expression;
-------------------------
-- Set_Name_Expression --
-------------------------
overriding procedure Set_Name_Expression
(Self : not null access UML_Occurrence_Specification_Proxy;
To : AMF.UML.String_Expressions.UML_String_Expression_Access) is
begin
AMF.Internals.Tables.UML_Attributes.Internal_Set_Name_Expression
(Self.Element,
AMF.Internals.Helpers.To_Element
(AMF.Elements.Element_Access (To)));
end Set_Name_Expression;
-------------------
-- Get_Namespace --
-------------------
overriding function Get_Namespace
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.Namespaces.UML_Namespace_Access is
begin
return
AMF.UML.Namespaces.UML_Namespace_Access
(AMF.Internals.Helpers.To_Element
(AMF.Internals.Tables.UML_Attributes.Internal_Get_Namespace
(Self.Element)));
end Get_Namespace;
------------------------
-- Get_Qualified_Name --
------------------------
overriding function Get_Qualified_Name
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.Optional_String is
begin
declare
use type Matreshka.Internals.Strings.Shared_String_Access;
Aux : constant Matreshka.Internals.Strings.Shared_String_Access
:= AMF.Internals.Tables.UML_Attributes.Internal_Get_Qualified_Name (Self.Element);
begin
if Aux = null then
return (Is_Empty => True);
else
return (False, League.Strings.Internals.Create (Aux));
end if;
end;
end Get_Qualified_Name;
-------------------------
-- All_Owning_Packages --
-------------------------
overriding function All_Owning_Packages
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.Packages.Collections.Set_Of_UML_Package is
begin
-- Generated stub: replace with real body!
pragma Compile_Time_Warning (Standard.True, "All_Owning_Packages unimplemented");
raise Program_Error with "Unimplemented procedure UML_Occurrence_Specification_Proxy.All_Owning_Packages";
return All_Owning_Packages (Self);
end All_Owning_Packages;
-----------------------------
-- Is_Distinguishable_From --
-----------------------------
overriding function Is_Distinguishable_From
(Self : not null access constant UML_Occurrence_Specification_Proxy;
N : AMF.UML.Named_Elements.UML_Named_Element_Access;
Ns : AMF.UML.Namespaces.UML_Namespace_Access)
return Boolean is
begin
-- Generated stub: replace with real body!
pragma Compile_Time_Warning (Standard.True, "Is_Distinguishable_From unimplemented");
raise Program_Error with "Unimplemented procedure UML_Occurrence_Specification_Proxy.Is_Distinguishable_From";
return Is_Distinguishable_From (Self, N, Ns);
end Is_Distinguishable_From;
---------------
-- Namespace --
---------------
overriding function Namespace
(Self : not null access constant UML_Occurrence_Specification_Proxy)
return AMF.UML.Namespaces.UML_Namespace_Access is
begin
-- Generated stub: replace with real body!
pragma Compile_Time_Warning (Standard.True, "Namespace unimplemented");
raise Program_Error with "Unimplemented procedure UML_Occurrence_Specification_Proxy.Namespace";
return Namespace (Self);
end Namespace;
end AMF.Internals.UML_Occurrence_Specifications;
|
-- Copyright 2010-2017 Free Software Foundation, Inc.
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
package Pack is
procedure Print (I1 : Positive; I2 : Positive);
end Pack;
|
package body Solar_System.Graphics is
procedure Draw_Body (Object : Body_Type; Canvas : Canvas_ID) is
begin
if Object.Visible then
Draw_Sphere
(Canvas => Canvas,
Position => (Object.X, Object.Y, 0.0),
Radius => Object.Radius,
Color => Object.Color);
end if;
end Draw_Body;
procedure Draw_All (Bodies : Bodies_Array_T; Canvas : Canvas_ID) is
begin
for Obj of Bodies loop
if Obj.Visible then
Draw_Body (Obj, Canvas);
end if;
end loop;
end Draw_All;
end Solar_System.Graphics;
|
with Interfaces;
with Ada.Numerics.Float_Random;
with Generic_Vector_Math;
use Interfaces;
package Vector_Math is
-- float math
--
package Float_Math is new Generic_Vector_Math (float);
function safe_tan(x : float) return float;
function sign(x : float) return float;
function pow(Left, Right : float) return float;
infinity : constant float := float'Last;
M_PI : constant float := Ada.Numerics.Pi;
INV_PI : constant float := 1.0/Ada.Numerics.Pi;
type float2 is new Float_Math.vector2;
type float3 is new Float_Math.vector3;
type float4 is new Float_Math.vector4;
type float4x4 is new Float_Math.Matrix4;
function sqr(x : float) return float renames Float_Math.sqr;
function min(a, b : float) return float renames Float_Math.min;
function max(a, b : float) return float renames Float_Math.max;
function min(a, b, c : float) return float renames Float_Math.min;
function max(a, b, c : float) return float renames Float_Math.max;
function clamp(x,a,b : float) return float renames Float_Math.clamp;
function lerp (t,a,b : float) return float;
function length(a : float3) return float;
function normalize (a : float3) return float3;
function reflect(dir : float3; normal: float3) return float3;
function min(a, b : Float_Math.vector3) return Float_Math.vector3 renames Float_Math.min;
function max(a, b : Float_Math.vector3) return Float_Math.vector3 renames Float_Math.max;
function clamp(x : Float_Math.vector3; a,b : float) return Float_Math.vector3 renames Float_Math.clamp;
function clamp(x,a,b : Float_Math.vector3) return Float_Math.vector3 renames Float_Math.clamp;
function RotationMatrix(angle : float; a_v : float3) return float4x4;
function LookAtMatrix(eye, center, up : float3) return float4x4;
--function "*"(m1 : float4x4; m2 : float4x4) return float4x4 renames Float_Math."*";
function "*"(m : float4x4; v : float3) return float3;
function TransformNormal(m : float4x4; n : float3) return float3;
function Flush_To_Zero(v : float3) return float3;
IdentityMatrix : constant float4x4 := ((1.0,0.0,0.0,0.0),
(0.0,1.0,0.0,0.0),
(0.0,0.0,1.0,0.0),
(0.0,0.0,0.0,1.0));
-- integer math
--
package Integer_Math is new Generic_Vector_Math (integer);
type int3 is new Integer_Math.vector3;
type int4 is new Integer_Math.vector4;
--function sqr(x : integer) return float renames Integer_Math.sqr;
function min(a, b : integer) return integer renames Integer_Math.min;
function max(a, b : integer) return integer renames Integer_Math.max;
function min(a, b, c : integer) return integer renames Integer_Math.min;
function max(a, b, c : integer) return integer renames Integer_Math.max;
function clamp(x,a,b : integer) return integer renames Integer_Math.clamp;
pragma Inline (normalize);
pragma Inline (length);
pragma Inline (reflect);
pragma Inline (sqr);
pragma Inline (min);
pragma Inline (max);
pragma Inline (clamp);
-- rand gen
--
-- this random generator should replace simple random for Kelmen-style MLT
--
QMC_KMLT_MAXRANDS : constant := 64;
type vector32i is array (0..QMC_KMLT_MAXRANDS-1) of integer;
type vector32f is array (0..QMC_KMLT_MAXRANDS-1) of float;
type RandomGenerator is tagged limited record
agen : Ada.Numerics.Float_Random.Generator;
-- samples array
--
modify : vector32i := (others => 0); -- stores the global time when this coordinate was modified most recently
values : vector32f := (others => 0.0);
u_id : integer := 0;
-- samples atack
--
indices_stack : vector32i := (others => 0);
values_stack : vector32f := (others => 0.0);
top : integer := 0;
-- 'global' variables
--
time : integer := 1; -- Let us define a counter called time for the global time of the process which counts the number of accepted mutations
large_step : integer := 1; -- variable large_step is 1 if a large step is made and zero otherwise
large_step_time : integer := 1; -- The time of the last accepted large step is stored in variable large_step_time
end record;
function rnd_uniform(gen : access RandomGenerator; l,h : float) return float;
function MapSampleToCosineDist(r1,r2 : float; direction, normal : float3; power : float) return float3;
function MapSampleToCosineDistFixed(r1,r2 : float; direction, normal : float3; power : float) return float3;
type MLTSample is record
contrib : float3 := (0.0, 0.0, 0.0);
w : float := 0.0;
x,y : integer := 0;
end record;
type RandRef is access all RandomGenerator'Class;
function RandomCosineVectorOf(gen : RandRef; norm : float3) return float3;
function RandomCosineVectorOf(gen : RandRef; refl : float3; norm : float3; cosPower : float) return float3;
end Vector_Math;
|
------------------------------------------------------------------------------
-- --
-- Matreshka Project --
-- --
-- Ada Modeling Framework --
-- --
-- Runtime Library Component --
-- --
------------------------------------------------------------------------------
-- --
-- Copyright © 2012-2013, Vadim Godunko <vgodunko@gmail.com> --
-- All rights reserved. --
-- --
-- Redistribution and use in source and binary forms, with or without --
-- modification, are permitted provided that the following conditions --
-- are met: --
-- --
-- * Redistributions of source code must retain the above copyright --
-- notice, this list of conditions and the following disclaimer. --
-- --
-- * Redistributions in binary form must reproduce the above copyright --
-- notice, this list of conditions and the following disclaimer in the --
-- documentation and/or other materials provided with the distribution. --
-- --
-- * Neither the name of the Vadim Godunko, IE nor the names of its --
-- contributors may be used to endorse or promote products derived from --
-- this software without specific prior written permission. --
-- --
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS --
-- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT --
-- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR --
-- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT --
-- HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED --
-- TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR --
-- PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF --
-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING --
-- NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS --
-- SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. --
-- --
------------------------------------------------------------------------------
-- $Revision$ $Date$
------------------------------------------------------------------------------
-- This file is generated, don't edit it.
------------------------------------------------------------------------------
with AMF.OCL.Any_Types;
with AMF.OCL.Association_Class_Call_Exps;
with AMF.OCL.Bag_Types;
with AMF.OCL.Boolean_Literal_Exps;
with AMF.OCL.Collection_Items;
with AMF.OCL.Collection_Literal_Exps;
with AMF.OCL.Collection_Ranges;
with AMF.OCL.Collection_Types;
with AMF.OCL.Enum_Literal_Exps;
with AMF.OCL.Expression_In_Ocls;
with AMF.OCL.If_Exps;
with AMF.OCL.Integer_Literal_Exps;
with AMF.OCL.Invalid_Literal_Exps;
with AMF.OCL.Invalid_Types;
with AMF.OCL.Iterate_Exps;
with AMF.OCL.Iterator_Exps;
with AMF.OCL.Let_Exps;
with AMF.OCL.Message_Exps;
with AMF.OCL.Message_Types;
with AMF.OCL.Null_Literal_Exps;
with AMF.OCL.Operation_Call_Exps;
with AMF.OCL.Ordered_Set_Types;
with AMF.OCL.Property_Call_Exps;
with AMF.OCL.Real_Literal_Exps;
with AMF.OCL.Sequence_Types;
with AMF.OCL.Set_Types;
with AMF.OCL.State_Exps;
with AMF.OCL.String_Literal_Exps;
with AMF.OCL.Template_Parameter_Types;
with AMF.OCL.Tuple_Literal_Exps;
with AMF.OCL.Tuple_Literal_Parts;
with AMF.OCL.Tuple_Types;
with AMF.OCL.Type_Exps;
with AMF.OCL.Unlimited_Natural_Literal_Exps;
with AMF.OCL.Unspecified_Value_Exps;
with AMF.OCL.Variable_Exps;
with AMF.OCL.Variables;
with AMF.OCL.Void_Types;
package AMF.Factories.OCL_Factories is
pragma Preelaborate;
type OCL_Factory is limited interface
and AMF.Factories.Factory;
type OCL_Factory_Access is access all OCL_Factory'Class;
for OCL_Factory_Access'Storage_Size use 0;
not overriding function Create_Any_Type
(Self : not null access OCL_Factory)
return AMF.OCL.Any_Types.OCL_Any_Type_Access is abstract;
not overriding function Create_Association_Class_Call_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Association_Class_Call_Exps.OCL_Association_Class_Call_Exp_Access is abstract;
not overriding function Create_Bag_Type
(Self : not null access OCL_Factory)
return AMF.OCL.Bag_Types.OCL_Bag_Type_Access is abstract;
not overriding function Create_Boolean_Literal_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Boolean_Literal_Exps.OCL_Boolean_Literal_Exp_Access is abstract;
not overriding function Create_Collection_Item
(Self : not null access OCL_Factory)
return AMF.OCL.Collection_Items.OCL_Collection_Item_Access is abstract;
not overriding function Create_Collection_Literal_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Collection_Literal_Exps.OCL_Collection_Literal_Exp_Access is abstract;
not overriding function Create_Collection_Range
(Self : not null access OCL_Factory)
return AMF.OCL.Collection_Ranges.OCL_Collection_Range_Access is abstract;
not overriding function Create_Collection_Type
(Self : not null access OCL_Factory)
return AMF.OCL.Collection_Types.OCL_Collection_Type_Access is abstract;
not overriding function Create_Enum_Literal_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Enum_Literal_Exps.OCL_Enum_Literal_Exp_Access is abstract;
not overriding function Create_Expression_In_Ocl
(Self : not null access OCL_Factory)
return AMF.OCL.Expression_In_Ocls.OCL_Expression_In_Ocl_Access is abstract;
not overriding function Create_If_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.If_Exps.OCL_If_Exp_Access is abstract;
not overriding function Create_Integer_Literal_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Integer_Literal_Exps.OCL_Integer_Literal_Exp_Access is abstract;
not overriding function Create_Invalid_Literal_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Invalid_Literal_Exps.OCL_Invalid_Literal_Exp_Access is abstract;
not overriding function Create_Invalid_Type
(Self : not null access OCL_Factory)
return AMF.OCL.Invalid_Types.OCL_Invalid_Type_Access is abstract;
not overriding function Create_Iterate_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Iterate_Exps.OCL_Iterate_Exp_Access is abstract;
not overriding function Create_Iterator_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Iterator_Exps.OCL_Iterator_Exp_Access is abstract;
not overriding function Create_Let_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Let_Exps.OCL_Let_Exp_Access is abstract;
not overriding function Create_Message_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Message_Exps.OCL_Message_Exp_Access is abstract;
not overriding function Create_Message_Type
(Self : not null access OCL_Factory)
return AMF.OCL.Message_Types.OCL_Message_Type_Access is abstract;
not overriding function Create_Null_Literal_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Null_Literal_Exps.OCL_Null_Literal_Exp_Access is abstract;
not overriding function Create_Operation_Call_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Operation_Call_Exps.OCL_Operation_Call_Exp_Access is abstract;
not overriding function Create_Ordered_Set_Type
(Self : not null access OCL_Factory)
return AMF.OCL.Ordered_Set_Types.OCL_Ordered_Set_Type_Access is abstract;
not overriding function Create_Property_Call_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Property_Call_Exps.OCL_Property_Call_Exp_Access is abstract;
not overriding function Create_Real_Literal_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Real_Literal_Exps.OCL_Real_Literal_Exp_Access is abstract;
not overriding function Create_Sequence_Type
(Self : not null access OCL_Factory)
return AMF.OCL.Sequence_Types.OCL_Sequence_Type_Access is abstract;
not overriding function Create_Set_Type
(Self : not null access OCL_Factory)
return AMF.OCL.Set_Types.OCL_Set_Type_Access is abstract;
not overriding function Create_State_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.State_Exps.OCL_State_Exp_Access is abstract;
not overriding function Create_String_Literal_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.String_Literal_Exps.OCL_String_Literal_Exp_Access is abstract;
not overriding function Create_Template_Parameter_Type
(Self : not null access OCL_Factory)
return AMF.OCL.Template_Parameter_Types.OCL_Template_Parameter_Type_Access is abstract;
not overriding function Create_Tuple_Literal_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Tuple_Literal_Exps.OCL_Tuple_Literal_Exp_Access is abstract;
not overriding function Create_Tuple_Literal_Part
(Self : not null access OCL_Factory)
return AMF.OCL.Tuple_Literal_Parts.OCL_Tuple_Literal_Part_Access is abstract;
not overriding function Create_Tuple_Type
(Self : not null access OCL_Factory)
return AMF.OCL.Tuple_Types.OCL_Tuple_Type_Access is abstract;
not overriding function Create_Type_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Type_Exps.OCL_Type_Exp_Access is abstract;
not overriding function Create_Unlimited_Natural_Literal_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Unlimited_Natural_Literal_Exps.OCL_Unlimited_Natural_Literal_Exp_Access is abstract;
not overriding function Create_Unspecified_Value_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Unspecified_Value_Exps.OCL_Unspecified_Value_Exp_Access is abstract;
not overriding function Create_Variable
(Self : not null access OCL_Factory)
return AMF.OCL.Variables.OCL_Variable_Access is abstract;
not overriding function Create_Variable_Exp
(Self : not null access OCL_Factory)
return AMF.OCL.Variable_Exps.OCL_Variable_Exp_Access is abstract;
not overriding function Create_Void_Type
(Self : not null access OCL_Factory)
return AMF.OCL.Void_Types.OCL_Void_Type_Access is abstract;
end AMF.Factories.OCL_Factories;
|
with Deferred_Const4_Pkg;
package Deferred_Const4 is
type R1 is tagged record
I1 : Integer;
end record;
type R2 is new R1 with record
I2 : Integer;
end record;
package My_Q is new Deferred_Const4_Pkg (R2);
function F return My_Q.T;
end Deferred_Const4;
|
My_String : String := Get_String;
My_Integer : Integer := Get_Integer;
|
-- Copyright 2015-2019 Free Software Foundation, Inc.
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
procedure Foo is
type New_Integer is new Integer;
type Integer_Access is access Integer;
function F (I : Integer; A : Integer_Access) return Boolean is
begin
return True;
end F;
function F (I : New_Integer; A : Integer_Access) return Boolean is
begin
return False;
end F;
procedure P (I : Integer; A : Integer_Access) is
begin
null;
end P;
procedure P (I : New_Integer; A : Integer_Access) is
begin
null;
end P;
B1 : constant Boolean := F (Integer'(1), null); -- BREAK
B2 : constant Boolean := F (New_Integer'(2), null);
begin
P (Integer'(3), null);
P (New_Integer'(4), null);
end Foo;
|
------------------------------------------------------------------------------
-- --
-- Matreshka Project --
-- --
-- Ada Modeling Framework --
-- --
-- Runtime Library Component --
-- --
------------------------------------------------------------------------------
-- --
-- Copyright © 2011-2012, Vadim Godunko <vgodunko@gmail.com> --
-- All rights reserved. --
-- --
-- Redistribution and use in source and binary forms, with or without --
-- modification, are permitted provided that the following conditions --
-- are met: --
-- --
-- * Redistributions of source code must retain the above copyright --
-- notice, this list of conditions and the following disclaimer. --
-- --
-- * Redistributions in binary form must reproduce the above copyright --
-- notice, this list of conditions and the following disclaimer in the --
-- documentation and/or other materials provided with the distribution. --
-- --
-- * Neither the name of the Vadim Godunko, IE nor the names of its --
-- contributors may be used to endorse or promote products derived from --
-- this software without specific prior written permission. --
-- --
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS --
-- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT --
-- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR --
-- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT --
-- HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED --
-- TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR --
-- PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF --
-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING --
-- NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS --
-- SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. --
-- --
------------------------------------------------------------------------------
-- $Revision$ $Date$
------------------------------------------------------------------------------
-- This file is generated, don't edit it.
------------------------------------------------------------------------------
with AMF.Elements.Generic_Hash;
function AMF.UML.Classes.Hash is
new AMF.Elements.Generic_Hash (UML_Class, UML_Class_Access);
|
with
Gtk.Container,
Gtk.Style_Provider,
Gtk.Style_Context,
Gtk.Css_Provider,
Glib.Error,
Glib,
Ada.Text_IO;
package body aIDE.Style
is
use Gtk.Style_Provider,
Gtk.Style_Context,
Gtk.Css_Provider,
Ada.Text_IO,
Gtk.Container;
Provider : Gtk_Css_Provider;
procedure define
is
Error : aliased Glib.Error.GError;
begin
Provider := Gtk_Css_Provider_New;
if not Provider.Load_From_Path ("./css_accordion.css", Error'Access)
then
Put_Line ("Failed to load css_accordion.css !");
Put_Line (Glib.Error.Get_Message (Error));
return;
end if;
end define;
procedure Apply_Css_recursive (Widget : not null access Gtk.Widget.Gtk_Widget_Record'Class;
Provider : Gtk_Style_Provider)
is
package FA is new Forall_User_Data (Gtk_Style_Provider);
begin
Get_Style_Context (Widget).Add_Provider (Provider, Glib.Guint'Last);
if Widget.all in Gtk_Container_Record'Class
then
declare
Container : constant Gtk_Container := Gtk_Container (Widget);
begin
FA.Forall (Container, Apply_Css_recursive'Unrestricted_Access, Provider);
end;
end if;
end Apply_Css_recursive;
procedure apply_CSS (Widget : not null access Gtk.Widget.Gtk_Widget_Record'Class)
is
begin
Apply_Css_recursive (Widget, +Provider);
end apply_CSS;
end aIDE.Style;
|
------------------------------------------------------------------------------
-- --
-- GNAT COMPILER COMPONENTS --
-- --
-- V A L I D S W --
-- --
-- B o d y --
-- --
-- Copyright (C) 2001-2016, Free Software Foundation, Inc. --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 3, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License --
-- for more details. You should have received a copy of the GNU General --
-- Public License distributed with GNAT; see file COPYING3. If not, go to --
-- http://www.gnu.org/licenses for a complete copy of the license. --
-- --
-- GNAT was originally developed by the GNAT team at New York University. --
-- Extensive contributions were provided by Ada Core Technologies Inc. --
-- --
------------------------------------------------------------------------------
with Opt; use Opt;
with Output; use Output;
package body Validsw is
----------------------------------
-- Reset_Validity_Check_Options --
----------------------------------
procedure Reset_Validity_Check_Options is
begin
Validity_Check_Components := False;
Validity_Check_Copies := False;
Validity_Check_Default := True;
Validity_Check_Floating_Point := False;
Validity_Check_In_Out_Params := False;
Validity_Check_In_Params := False;
Validity_Check_Operands := False;
Validity_Check_Returns := False;
Validity_Check_Subscripts := False;
Validity_Check_Tests := False;
end Reset_Validity_Check_Options;
---------------------------------
-- Save_Validity_Check_Options --
---------------------------------
procedure Save_Validity_Check_Options
(Options : out Validity_Check_Options)
is
P : Natural := 0;
procedure Add (C : Character; S : Boolean);
-- Add given character C to string if switch S is true
procedure Add (C : Character; S : Boolean) is
begin
if S then
P := P + 1;
Options (P) := C;
end if;
end Add;
-- Start of processing for Save_Validity_Check_Options
begin
for K in Options'Range loop
Options (K) := ' ';
end loop;
Add ('n', not Validity_Check_Default);
Add ('c', Validity_Check_Copies);
Add ('e', Validity_Check_Components);
Add ('f', Validity_Check_Floating_Point);
Add ('i', Validity_Check_In_Params);
Add ('m', Validity_Check_In_Out_Params);
Add ('o', Validity_Check_Operands);
Add ('r', Validity_Check_Returns);
Add ('s', Validity_Check_Subscripts);
Add ('t', Validity_Check_Tests);
end Save_Validity_Check_Options;
----------------------------------------
-- Set_Default_Validity_Check_Options --
----------------------------------------
procedure Set_Default_Validity_Check_Options is
begin
Reset_Validity_Check_Options;
Set_Validity_Check_Options ("d");
end Set_Default_Validity_Check_Options;
--------------------------------
-- Set_Validity_Check_Options --
--------------------------------
-- Version used when no error checking is required
procedure Set_Validity_Check_Options (Options : String) is
OK : Boolean;
EC : Natural;
pragma Warnings (Off, OK);
pragma Warnings (Off, EC);
begin
Set_Validity_Check_Options (Options, OK, EC);
end Set_Validity_Check_Options;
-- Normal version with error checking
procedure Set_Validity_Check_Options
(Options : String;
OK : out Boolean;
Err_Col : out Natural)
is
J : Natural;
C : Character;
begin
J := Options'First;
while J <= Options'Last loop
C := Options (J);
J := J + 1;
-- Turn on validity checking (gets turned off by Vn)
Validity_Checks_On := True;
case C is
when 'c' =>
Validity_Check_Copies := True;
when 'd' =>
Validity_Check_Default := True;
when 'e' =>
Validity_Check_Components := True;
when 'f' =>
Validity_Check_Floating_Point := True;
when 'i' =>
Validity_Check_In_Params := True;
when 'm' =>
Validity_Check_In_Out_Params := True;
when 'o' =>
Validity_Check_Operands := True;
when 'p' =>
Validity_Check_Parameters := True;
when 'r' =>
Validity_Check_Returns := True;
when 's' =>
Validity_Check_Subscripts := True;
when 't' =>
Validity_Check_Tests := True;
when 'C' =>
Validity_Check_Copies := False;
when 'D' =>
Validity_Check_Default := False;
when 'E' =>
Validity_Check_Components := False;
when 'F' =>
Validity_Check_Floating_Point := False;
when 'I' =>
Validity_Check_In_Params := False;
when 'M' =>
Validity_Check_In_Out_Params := False;
when 'O' =>
Validity_Check_Operands := False;
when 'P' =>
Validity_Check_Parameters := False;
when 'R' =>
Validity_Check_Returns := False;
when 'S' =>
Validity_Check_Subscripts := False;
when 'T' =>
Validity_Check_Tests := False;
when 'a' =>
Validity_Check_Components := True;
Validity_Check_Copies := True;
Validity_Check_Default := True;
Validity_Check_Floating_Point := True;
Validity_Check_In_Out_Params := True;
Validity_Check_In_Params := True;
Validity_Check_Operands := True;
Validity_Check_Parameters := True;
Validity_Check_Returns := True;
Validity_Check_Subscripts := True;
Validity_Check_Tests := True;
when 'n' =>
Validity_Check_Components := False;
Validity_Check_Copies := False;
Validity_Check_Default := False;
Validity_Check_Floating_Point := False;
Validity_Check_In_Out_Params := False;
Validity_Check_In_Params := False;
Validity_Check_Operands := False;
Validity_Check_Parameters := False;
Validity_Check_Returns := False;
Validity_Check_Subscripts := False;
Validity_Check_Tests := False;
Validity_Checks_On := False;
when ' ' =>
null;
when others =>
if Ignore_Unrecognized_VWY_Switches then
Write_Line ("unrecognized switch -gnatV" & C & " ignored");
else
OK := False;
Err_Col := J - 1;
return;
end if;
end case;
end loop;
OK := True;
Err_Col := Options'Last + 1;
end Set_Validity_Check_Options;
end Validsw;
|
------------------------------------------------------------------------------
-- --
-- Copyright (C) 2015-2019, AdaCore --
-- --
-- Redistribution and use in source and binary forms, with or without --
-- modification, are permitted provided that the following conditions are --
-- met: --
-- 1. Redistributions of source code must retain the above copyright --
-- notice, this list of conditions and the following disclaimer. --
-- 2. Redistributions in binary form must reproduce the above copyright --
-- notice, this list of conditions and the following disclaimer in --
-- the documentation and/or other materials provided with the --
-- distribution. --
-- 3. Neither the name of the copyright holder nor the names of its --
-- contributors may be used to endorse or promote products derived --
-- from this software without specific prior written permission. --
-- --
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS --
-- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT --
-- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR --
-- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT --
-- HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT --
-- LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, --
-- DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY --
-- THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT --
-- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE --
-- OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. --
-- --
------------------------------------------------------------------------------
with Filesystem; use Filesystem;
with Filesystem.MBR; use Filesystem.MBR;
with Filesystem.FAT; use Filesystem.FAT;
with HAL.Filesystem; use HAL.Filesystem;
with Ada.Unchecked_Conversion;
package body File_IO is
package HALFS renames HAL.Filesystem;
function Convert is new Ada.Unchecked_Conversion (HALFS.Status_Code, Status_Code);
function Convert is new Ada.Unchecked_Conversion (File_Mode, HALFS.File_Mode);
function Convert is new Ada.Unchecked_Conversion (File_Size, HALFS.File_Size);
function Convert is new Ada.Unchecked_Conversion (HALFS.File_Size, File_Size);
function Convert is new Ada.Unchecked_Conversion (Seek_Mode, HALFS.Seek_Mode);
type Mount_Record is record
Is_Free : Boolean := True;
Name : String (1 .. Max_Mount_Name_Length);
Name_Len : Positive;
FS : Any_Filesystem_Driver;
end record;
subtype Mount_Index is Integer range 0 .. Max_Mount_Points;
subtype Valid_Mount_Index is Mount_Index range 1 .. Max_Mount_Points;
type Mount_Array is array (Valid_Mount_Index) of Mount_Record;
type VFS_Directory_Handle is new Directory_Handle with record
Is_Free : Boolean := True;
Mount_Id : Mount_Index;
end record;
overriding function Get_FS
(Dir : VFS_Directory_Handle) return Any_Filesystem_Driver;
-- Return the filesystem the handle belongs to.
overriding function Read
(Dir : in out VFS_Directory_Handle;
Handle : out Any_Node_Handle) return HALFS.Status_Code;
-- Reads the next directory entry. If no such entry is there, an error
-- code is returned in Status.
overriding procedure Reset (Dir : in out VFS_Directory_Handle);
-- Resets the handle to the first node
overriding procedure Close (Dir : in out VFS_Directory_Handle);
-- Closes the handle, and free the associated resources.
function Open
(Path : String;
Handle : out Any_Directory_Handle)
return Status_Code;
function Open
(Path : String;
Mode : File_Mode;
Handle : out Any_File_Handle)
return Status_Code;
Mount_Points : Mount_Array;
Handles : array (1 .. 2) of aliased VFS_Directory_Handle;
function Name (Point : Mount_Record) return Mount_Path;
procedure Set_Name (Point : in out Mount_Record;
Path : Mount_Path);
procedure Split
(Path : String;
FS : out Any_Filesystem_Driver;
Start_Index : out Natural);
----------
-- Open --
----------
function Open
(File : in out File_Descriptor;
Name : String;
Mode : File_Mode)
return Status_Code
is
Ret : Status_Code;
begin
if Is_Open (File) then
return Invalid_Parameter;
end if;
Ret := Open (Name, Mode, File.Handle);
if Ret /= OK then
File.Handle := null;
end if;
return Ret;
end Open;
-----------
-- Close --
-----------
procedure Close (File : in out File_Descriptor) is
begin
if File.Handle /= null then
File.Handle.Close;
File.Handle := null;
end if;
end Close;
-------------
-- Is_Open --
-------------
function Is_Open
(File : File_Descriptor)
return Boolean
is (File.Handle /= null);
-----------
-- Flush --
-----------
function Flush
(File : File_Descriptor)
return Status_Code
is
begin
if File.Handle /= null then
return Convert (File.Handle.Flush);
else
return Invalid_Parameter;
end if;
end Flush;
----------
-- Size --
----------
function Size
(File : File_Descriptor)
return File_Size
is
begin
if File.Handle = null then
return 0;
else
return Convert (File.Handle.Size);
end if;
end Size;
----------
-- Read --
----------
function Read
(File : File_Descriptor;
Addr : System.Address;
Length : File_Size)
return File_Size
is
Ret : HALFS.File_Size;
Status : Status_Code;
begin
if File.Handle = null then
return 0;
end if;
Ret := Convert (Length);
Status := Convert (File.Handle.Read (Addr, Ret));
if Status /= OK then
return 0;
else
return Convert (Ret);
end if;
end Read;
-----------
-- Write --
-----------
function Write
(File : File_Descriptor;
Addr : System.Address;
Length : File_Size)
return File_Size
is
Ret : HALFS.File_Size;
Status : Status_Code;
begin
if File.Handle = null then
return 0;
end if;
Ret := Convert (Length);
Status := Convert (File.Handle.Write (Addr, Ret));
if Status /= OK then
return 0;
else
return Convert (Ret);
end if;
end Write;
------------
-- Offset --
------------
function Offset
(File : File_Descriptor)
return File_Size
is
begin
if File.Handle /= null then
return Convert (File.Handle.Offset);
else
return 0;
end if;
end Offset;
----------
-- Seek --
----------
function Seek
(File : in out File_Descriptor;
Origin : Seek_Mode;
Amount : in out File_Size)
return Status_Code
is
Ret : Status_Code;
HALFS_Amount : HALFS.File_Size;
begin
if File.Handle /= null then
HALFS_Amount := Convert (Amount);
Ret := Convert (File.Handle.Seek (Convert (Origin), HALFS_Amount));
Amount := Convert (HALFS_Amount);
return Ret;
else
return Invalid_Parameter;
end if;
end Seek;
-------------------
-- Generic_Write --
-------------------
function Generic_Write
(File : File_Descriptor;
Value : T)
return Status_Code
is
begin
if File.Handle /= null then
return Convert (File.Handle.Write (Value'Address, T'Size / 8));
else
return Invalid_Parameter;
end if;
end Generic_Write;
------------------
-- Generic_Read --
------------------
function Generic_Read
(File : File_Descriptor;
Value : out T)
return Status_Code
is
L : HALFS.File_Size := T'Size / 8;
begin
if File.Handle /= null then
return Convert (File.Handle.Read (Value'Address, L));
else
return Invalid_Parameter;
end if;
end Generic_Read;
----------
-- Open --
----------
function Open
(Dir : in out Directory_Descriptor;
Name : String)
return Status_Code
is
Ret : Status_Code;
begin
if Dir.Handle /= null then
return Invalid_Parameter;
end if;
Ret := Open (Name, Dir.Handle);
if Ret /= OK then
Dir.Handle := null;
end if;
return Ret;
end Open;
-----------
-- Close --
-----------
procedure Close (Dir : in out Directory_Descriptor) is
begin
if Dir.Handle /= null then
Dir.Handle.Close;
end if;
end Close;
----------
-- Read --
----------
function Read (Dir : in out Directory_Descriptor)
return Directory_Entry
is
Node : Any_Node_Handle;
Status : Status_Code;
begin
if Dir.Handle = null then
return Invalid_Dir_Entry;
end if;
Status := Convert (Dir.Handle.Read (Node));
if Status /= OK then
return Invalid_Dir_Entry;
end if;
declare
Name : constant String := Node.Basename;
Ret : Directory_Entry (Name_Length => Name'Length);
begin
Ret.Name := Name;
Ret.Subdirectory := Node.Is_Subdirectory;
Ret.Read_Only := Node.Is_Read_Only;
Ret.Hidden := Node.Is_Hidden;
Ret.Symlink := Node.Is_Symlink;
Ret.Size := Convert (Node.Size);
Node.Close;
return Ret;
end;
end Read;
-----------
-- Reset --
-----------
procedure Reset (Dir : in out Directory_Descriptor) is
begin
if Dir.Handle /= null then
Dir.Handle.Reset;
end if;
end Reset;
-----------------
-- Create_File --
-----------------
function Create_File (Path : String) return Status_Code is
Idx : Natural;
FS : Any_Filesystem_Driver;
begin
Split (Path, FS, Idx);
if FS = null then
return No_Such_Path;
end if;
return Convert (FS.Create_File (Path (Idx .. Path'Last)));
end Create_File;
------------
-- Unlink --
------------
function Unlink (Path : String) return Status_Code is
Idx : Natural;
FS : Any_Filesystem_Driver;
begin
Split (Path, FS, Idx);
if FS = null then
return No_Such_Path;
end if;
return Convert (FS.Unlink (Path (Idx .. Path'Last)));
end Unlink;
----------------------
-- Remove_Directory --
----------------------
function Remove_Directory (Path : String) return Status_Code is
Idx : Natural;
FS : Any_Filesystem_Driver;
begin
Split (Path, FS, Idx);
if FS = null then
return No_Such_Path;
end if;
return Convert (FS.Remove_Directory (Path (Idx .. Path'Last)));
end Remove_Directory;
---------------
-- Copy_File --
---------------
function Copy_File (Source_Path, Destination_Path : String;
Buffer_Size : Positive := 512)
return Status_Code
is
Src, Dst : File_Descriptor;
Status : Status_Code;
Buffer : HAL.UInt8_Array (1 .. Buffer_Size);
Src_Len, Dst_Len : File_Size;
begin
Status := Open (Src, Source_Path, Read_Only);
if Status /= OK then
return Status;
end if;
Status := Create_File (Destination_Path);
if Status /= OK then
Close (Src);
return Status;
end if;
Status := Open (Dst, Destination_Path, Write_Only);
if Status /= OK then
Close (Src);
return Status;
end if;
loop
Src_Len := Read (Src, Buffer'Address, Buffer'Length);
exit when Src_Len = 0;
Dst_Len := Write (Dst, Buffer'Address, Src_Len);
if Dst_Len /= Src_Len then
Close (Src);
Close (Dst);
return Input_Output_Error;
end if;
exit when Src_Len /= Buffer'Length;
end loop;
Close (Src);
Close (Dst);
return OK;
end Copy_File;
----------
-- Name --
----------
function Name (Point : Mount_Record) return Mount_Path
is (Point.Name (1 .. Point.Name_Len));
--------------
-- Set_Name --
--------------
procedure Set_Name (Point : in out Mount_Record;
Path : Mount_Path)
is
begin
Point.Name (1 .. Path'Length) := Path;
Point.Name_Len := Path'Length;
end Set_Name;
-----------
-- Split --
-----------
procedure Split
(Path : String;
FS : out Any_Filesystem_Driver;
Start_Index : out Natural)
is
begin
if Path'Length >= 1 and then Path (Path'First) /= '/' then
FS := null;
Start_Index := 0;
return;
end if;
Start_Index := Path'Last + 1;
for J in Path'First + 1 .. Path'Last loop
if Path (J) = '/' then
Start_Index := J;
exit;
end if;
end loop;
for M of Mount_Points loop
if not M.Is_Free
and then Name (M) = Path (Path'First + 1 .. Start_Index - 1)
then
FS := M.FS;
return;
end if;
end loop;
FS := null;
Start_Index := 0;
end Split;
------------------
-- Mount_Volume --
------------------
function Mount_Volume
(Mount_Point : Mount_Path;
FS : Any_Filesystem_Driver) return Status_Code
is
Idx : Natural := 0;
begin
for P in Mount_Points'Range loop
if not Mount_Points (P).Is_Free
and then Name (Mount_Points (P)) = Mount_Point
then
return Already_Exists;
elsif Idx = 0 and then Mount_Points (P).Is_Free then
Idx := P;
end if;
end loop;
if Idx = 0 then
return Too_Many_Open_Files;
end if;
Mount_Points (Idx).Is_Free := False;
Mount_Points (Idx).FS := FS;
Set_Name (Mount_Points (Idx), Mount_Point);
return OK;
end Mount_Volume;
-----------------
-- Mount_Drive --
-----------------
function Mount_Drive
(Mount_Point : Mount_Path;
Device : HAL.Block_Drivers.Any_Block_Driver)
return Status_Code
is
MBR : Master_Boot_Record;
Status : Status_Code;
FAT_FS : FAT_Filesystem_Access;
begin
Status := Read (Device, MBR);
if Status /= OK then
return Status;
end if;
for P in Partition_Number'Range loop
if Valid (MBR, P)
and then Get_Type (MBR, P) in 6 | 11 .. 12
then
Status := OK;
FAT_FS := new FAT_Filesystem;
Status := Convert (Open (Controller => Device,
LBA => LBA (MBR, P),
FS => FAT_FS.all));
return Mount_Volume (Mount_Point,
HALFS.Any_Filesystem_Driver (FAT_FS));
end if;
end loop;
return No_Filesystem;
end Mount_Drive;
-------------
-- Unmount --
-------------
function Unmount (Mount_Point : Mount_Path) return Status_Code
is
begin
for P in Mount_Points'Range loop
if Name (Mount_Points (P)) = Mount_Point then
Mount_Points (P).FS.Close;
Mount_Points (P).Is_Free := True;
return OK;
end if;
end loop;
return Not_Mounted;
end Unmount;
------------
-- Get_FS --
------------
overriding function Get_FS
(Dir : VFS_Directory_Handle) return Any_Filesystem_Driver
is
pragma Unreferenced (Dir);
begin
return null;
end Get_FS;
----------
-- Read --
----------
overriding function Read
(Dir : in out VFS_Directory_Handle;
Handle : out Any_Node_Handle)
return HALFS.Status_Code
is
begin
loop
if Dir.Mount_Id = Mount_Points'Last then
Handle := null;
return No_More_Entries;
end if;
Dir.Mount_Id := Dir.Mount_Id + 1;
if not Mount_Points (Dir.Mount_Id).Is_Free then
return Mount_Points (Dir.Mount_Id).FS.Root_Node
(Name (Mount_Points (Dir.Mount_Id)),
Handle);
end if;
end loop;
end Read;
-----------
-- Reset --
-----------
overriding procedure Reset (Dir : in out VFS_Directory_Handle)
is
begin
Dir.Mount_Id := 0;
end Reset;
-----------
-- Close --
-----------
overriding procedure Close (Dir : in out VFS_Directory_Handle)
is
begin
Dir.Is_Free := True;
end Close;
----------
-- Open --
----------
function Open
(Path : String;
Mode : File_Mode;
Handle : out Any_File_Handle)
return Status_Code
is
Idx : Natural;
FS : Any_Filesystem_Driver;
begin
Split (Path, FS, Idx);
if FS = null then
Handle := null;
return No_Such_Path;
end if;
return Convert (FS.Open (Path (Idx .. Path'Last),
Convert (Mode),
Handle));
end Open;
----------
-- Open --
----------
function Open
(Path : String;
Handle : out Any_Directory_Handle)
return Status_Code
is
Idx : Natural;
FS : Any_Filesystem_Driver;
begin
if Path = "/" then
for J in Handles'Range loop
if Handles (J).Is_Free then
Handles (J).Is_Free := False;
Handles (J).Mount_Id := 0;
Handle := Handles (J)'Access;
return OK;
end if;
end loop;
Handle := null;
return Too_Many_Open_Files;
end if;
Split (Path, FS, Idx);
if FS = null then
Handle := null;
return No_Such_Path;
end if;
if Idx > Path'Last then
return Convert (FS.Open ("/", Handle));
else
return Convert (FS.Open (Path (Idx .. Path'Last), Handle));
end if;
end Open;
end File_IO;
|
-----------------------------------------------------------------------
-- EL testsuite - EL Testsuite
-- Copyright (C) 2009, 2010, 2011 Stephane Carrez
-- Written by Stephane Carrez (Stephane.Carrez@gmail.com)
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-----------------------------------------------------------------------
with Util.Tests;
with EL.Contexts.Default;
package EL.Expressions.Tests is
procedure Add_Tests (Suite : in Util.Tests.Access_Test_Suite);
type Test is new Util.Tests.Test with record
Context : EL.Contexts.Default.Default_Context_Access;
end record;
-- Set up performed before each test case
procedure Set_Up (T : in out Test);
-- Tear down performed after each test case
procedure Tear_Down (T : in out Test);
procedure Test_Bean_Evaluation (T : in out Test);
procedure Test_Parse_Error (T : in out Test);
procedure Test_Method_Evaluation (T : in out Test);
procedure Test_Invalid_Method (T : in out Test);
procedure Test_Simple_Evaluation (T : in out Test);
procedure Test_Function_Evaluation (T : in out Test);
procedure Test_Object_Sizes (T : in out Test);
-- Test to verify the Is_Valid operation
procedure Test_Method_Is_Valid (T : in out Test);
-- Test function namespace
procedure Test_Function_Namespace (T : in out Test);
-- Test the use of a value expression.
procedure Test_Value_Expression (T : in out Test);
-- Test the invalid value expression
procedure Test_Invalid_Value_Expression (T : in out Test);
procedure Check (T : in out Test;
Expr : in String;
Expect : in String);
-- Test some reductions.
procedure Test_Reduce_Expression (T : in out Test);
procedure Test_Reduce_Expression_Variable (T : in out Test);
end EL.Expressions.Tests;
|
package Discr46 is
type Enum is (One, Two, Three);
for Enum use (One => 1, Two => 2, Three => 3);
type Rec1 (D : Boolean := False) is record
case D is
when False => null;
when True => T : Integer;
end case;
end record;
type Rec2 is record
R : Rec1;
C : Character;
end record;
type Arr is array (Enum) of Rec2;
A : Arr;
function F (Id : Enum) return Integer;
end Discr46;
|
pragma Ada_2005;
pragma Style_Checks (Off);
pragma Warnings (Off);
with Interfaces.C; use Interfaces.C;
with glib;
with glib.Values;
with System;
with System;
with glib;
with GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstformat_h;
with GLIB; -- with GStreamer.GST_Low_Level.glibconfig_h;
-- limited with GStreamer.GST_Low_Level.glib_2_0_glib_glist_h;
with GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstobject_h;
package GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstindex_h is
-- unsupported macro: GST_TYPE_INDEX (gst_index_get_type ())
-- arg-macro: function GST_INDEX (obj)
-- return G_TYPE_CHECK_INSTANCE_CAST ((obj), GST_TYPE_INDEX, GstIndex);
-- arg-macro: function GST_IS_INDEX (obj)
-- return G_TYPE_CHECK_INSTANCE_TYPE ((obj), GST_TYPE_INDEX);
-- arg-macro: function GST_INDEX_CLASS (klass)
-- return G_TYPE_CHECK_CLASS_CAST ((klass), GST_TYPE_INDEX, GstIndexClass);
-- arg-macro: function GST_IS_INDEX_CLASS (klass)
-- return G_TYPE_CHECK_CLASS_TYPE ((klass), GST_TYPE_INDEX);
-- arg-macro: function GST_INDEX_GET_CLASS (obj)
-- return G_TYPE_INSTANCE_GET_CLASS ((obj), GST_TYPE_INDEX, GstIndexClass);
-- unsupported macro: GST_TYPE_INDEX_ENTRY (gst_index_entry_get_type())
-- arg-macro: function GST_INDEX_NASSOCS (entry)
-- return (entry).data.assoc.nassocs;
-- arg-macro: function GST_INDEX_ASSOC_FLAGS (entry)
-- return (entry).data.assoc.flags;
-- arg-macro: function GST_INDEX_ASSOC_FORMAT (entry, i)
-- return (entry).data.assoc.assocs((i)).format;
-- arg-macro: function GST_INDEX_ASSOC_VALUE (entry, i)
-- return (entry).data.assoc.assocs((i)).value;
-- arg-macro: function GST_INDEX_FORMAT_FORMAT (entry)
-- return (entry).data.format.format;
-- arg-macro: function GST_INDEX_FORMAT_KEY (entry)
-- return (entry).data.format.key;
GST_INDEX_ID_INVALID : constant := (-1); -- gst/gstindex.h:180
-- arg-macro: function GST_INDEX_ID_DESCRIPTION (entry)
-- return (entry).data.id.description;
-- arg-macro: function GST_INDEX_IS_READABLE (obj)
-- return GST_OBJECT_FLAG_IS_SET (obj, GST_INDEX_READABLE);
-- arg-macro: function GST_INDEX_IS_WRITABLE (obj)
-- return GST_OBJECT_FLAG_IS_SET (obj, GST_INDEX_WRITABLE);
-- GStreamer
-- * Copyright (C) 1999,2000 Erik Walthinsen <omega@cse.ogi.edu>
-- * 2000 Wim Taymans <wim.taymans@chello.be>
-- *
-- * gstindex.h: Header for GstIndex, base class to handle efficient
-- * storage or caching of seeking information.
-- *
-- * This library is free software; you can redistribute it and/or
-- * modify it under the terms of the GNU Library General Public
-- * License as published by the Free Software Foundation; either
-- * version 2 of the License, or (at your option) any later version.
-- *
-- * This library is distributed in the hope that it will be useful,
-- * but WITHOUT ANY WARRANTY; without even the implied warranty of
-- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
-- * Library General Public License for more details.
-- *
-- * You should have received a copy of the GNU Library General Public
-- * License along with this library; if not, write to the
-- * Free Software Foundation, Inc., 59 Temple Place - Suite 330,
-- * Boston, MA 02111-1307, USA.
--
-- new flags should start here
subtype GstAssocFlags is unsigned;
GST_ASSOCIATION_FLAG_NONE : constant GstAssocFlags := 0;
GST_ASSOCIATION_FLAG_KEY_UNIT : constant GstAssocFlags := 1;
GST_ASSOCIATION_FLAG_DELTA_UNIT : constant GstAssocFlags := 2;
GST_ASSOCIATION_FLAG_LAST : constant GstAssocFlags := 256; -- gst/gstindex.h:157
type GstIndexEntry;
type anon_222;
type anon_223 is record
description : access GLIB.gchar; -- gst/gstindex.h:202
end record;
pragma Convention (C_Pass_By_Copy, anon_223);
type anon_224 is record
nassocs : aliased GLIB.gint; -- gst/gstindex.h:205
assocs : System.Address; -- gst/gstindex.h:207
flags : aliased GstAssocFlags; -- gst/gstindex.h:208
end record;
pragma Convention (C_Pass_By_Copy, anon_224);
type anon_225 is record
key : access GLIB.gchar; -- gst/gstindex.h:211
c_type : aliased GLIB.GType; -- gst/gstindex.h:212
object : System.Address; -- gst/gstindex.h:213
end record;
pragma Convention (C_Pass_By_Copy, anon_225);
type anon_226 is record
format : aliased GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstformat_h.GstFormat; -- gst/gstindex.h:216
key : access GLIB.gchar; -- gst/gstindex.h:217
end record;
pragma Convention (C_Pass_By_Copy, anon_226);
type anon_222 (discr : unsigned := 0) is record
case discr is
when 0 =>
id : aliased anon_223; -- gst/gstindex.h:203
when 1 =>
assoc : aliased anon_224; -- gst/gstindex.h:209
when 2 =>
object : aliased anon_225; -- gst/gstindex.h:214
when others =>
format : aliased anon_226; -- gst/gstindex.h:218
end case;
end record;
pragma Convention (C_Pass_By_Copy, anon_222);
pragma Unchecked_Union (anon_222);--subtype GstIndexEntry is u_GstIndexEntry; -- gst/gstindex.h:42
type GstIndexGroup;
--subtype GstIndexGroup is u_GstIndexGroup; -- gst/gstindex.h:43
type GstIndex;
type u_GstIndex_u_gst_reserved_array is array (0 .. 2) of System.Address;
--subtype GstIndex is u_GstIndex; -- gst/gstindex.h:44
type GstIndexClass;
type u_GstIndexClass_u_gst_reserved_array is array (0 .. 3) of System.Address;
--subtype GstIndexClass is u_GstIndexClass; -- gst/gstindex.h:45
--*
-- * GstIndexCertainty:
-- * @GST_INDEX_UNKNOWN: accuracy is not known
-- * @GST_INDEX_CERTAIN: accuracy is perfect
-- * @GST_INDEX_FUZZY: accuracy is fuzzy
-- *
-- * The certainty of a group in the index.
--
type GstIndexCertainty is
(GST_INDEX_UNKNOWN,
GST_INDEX_CERTAIN,
GST_INDEX_FUZZY);
pragma Convention (C, GstIndexCertainty); -- gst/gstindex.h:59
--*
-- * GstIndexEntryType:
-- * @GST_INDEX_ENTRY_ID: This entry is an id that maps an index id to its owner object
-- * @GST_INDEX_ENTRY_ASSOCIATION: This entry is an association between formats
-- * @GST_INDEX_ENTRY_OBJECT: An object
-- * @GST_INDEX_ENTRY_FORMAT: A format definition
-- *
-- * The different types of entries in the index.
--
type GstIndexEntryType is
(GST_INDEX_ENTRY_ID,
GST_INDEX_ENTRY_ASSOCIATION,
GST_INDEX_ENTRY_OBJECT,
GST_INDEX_ENTRY_FORMAT);
pragma Convention (C, GstIndexEntryType); -- gst/gstindex.h:75
--*
-- * GstIndexLookupMethod:
-- * @GST_INDEX_LOOKUP_EXACT: There has to be an exact indexentry with the given format/value
-- * @GST_INDEX_LOOKUP_BEFORE: The exact entry or the one before it
-- * @GST_INDEX_LOOKUP_AFTER: The exact entry or the one after it
-- *
-- * Specify the method to find an index entry in the index.
--
type GstIndexLookupMethod is
(GST_INDEX_LOOKUP_EXACT,
GST_INDEX_LOOKUP_BEFORE,
GST_INDEX_LOOKUP_AFTER);
pragma Convention (C, GstIndexLookupMethod); -- gst/gstindex.h:89
--*
-- * GST_INDEX_NASSOCS:
-- * @entry: The entry to query
-- *
-- * Get the number of associations in the entry.
--
--*
-- * GST_INDEX_ASSOC_FLAGS:
-- * @entry: The entry to query
-- *
-- * Get the flags for this entry.
--
--*
-- * GST_INDEX_ASSOC_FORMAT:
-- * @entry: The entry to query
-- * @i: The format index
-- *
-- * Get the i-th format of the entry.
--
--*
-- * GST_INDEX_ASSOC_VALUE:
-- * @entry: The entry to query
-- * @i: The value index
-- *
-- * Get the i-th value of the entry.
--
type GstIndexAssociation;
--subtype GstIndexAssociation is u_GstIndexAssociation; -- gst/gstindex.h:125
--*
-- * GstIndexAssociation:
-- * @format: the format of the association
-- * @value: the value of the association
-- *
-- * An association in an entry.
--
type GstIndexAssociation is record
format : aliased GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstformat_h.GstFormat; -- gst/gstindex.h:135
value : aliased GLIB.gint64; -- gst/gstindex.h:136
end record;
pragma Convention (C_Pass_By_Copy, GstIndexAssociation); -- gst/gstindex.h:134
--*
-- * GstAssocFlags:
-- * @GST_ASSOCIATION_FLAG_NONE: no extra flags
-- * @GST_ASSOCIATION_FLAG_KEY_UNIT: the entry marks a key unit, a key unit is one
-- * that marks a place where one can randomly seek to.
-- * @GST_ASSOCIATION_FLAG_DELTA_UNIT: the entry marks a delta unit, a delta unit
-- * is one that marks a place where one can relatively seek to.
-- * @GST_ASSOCIATION_FLAG_LAST: extra user defined flags should start here.
-- *
-- * Flags for an association entry.
--
--*
-- * GST_INDEX_FORMAT_FORMAT:
-- * @entry: The entry to query
-- *
-- * Get the format of the format entry
--
--*
-- * GST_INDEX_FORMAT_KEY:
-- * @entry: The entry to query
-- *
-- * Get the key of the format entry
--
--*
-- * GST_INDEX_ID_INVALID:
-- *
-- * Constant for an invalid index id
--
--*
-- * GST_INDEX_ID_DESCRIPTION:
-- * @entry: The entry to query
-- *
-- * Get the description of the id entry
--
--*
-- * GstIndexEntry:
-- *
-- * The basic element of an index.
--
--< private >
type GstIndexEntry is record
c_type : aliased GstIndexEntryType; -- gst/gstindex.h:197
id : aliased GLIB.gint; -- gst/gstindex.h:198
data : aliased anon_222; -- gst/gstindex.h:219
end record;
pragma Convention (C_Pass_By_Copy, GstIndexEntry); -- gst/gstindex.h:195
--*
-- * GstIndexGroup:
-- *
-- * A group of related entries in an index.
--
--< private >
-- unique ID of group in index
type GstIndexGroup is record
groupnum : aliased GLIB.gint; -- gst/gstindex.h:231
entries : access GStreamer.GST_Low_Level.glib_2_0_glib_glist_h.GList; -- gst/gstindex.h:234
certainty : aliased GstIndexCertainty; -- gst/gstindex.h:237
peergroup : aliased GLIB.gint; -- gst/gstindex.h:240
end record;
pragma Convention (C_Pass_By_Copy, GstIndexGroup); -- gst/gstindex.h:228
-- list of entries
-- the certainty level of the group
-- peer group that contains more certain entries
--*
-- * GstIndexFilter:
-- * @index: The index being queried
-- * @entry: The entry to be added.
-- * @user_data: User data passed to the function.
-- *
-- * Function to filter out entries in the index.
-- *
-- * Returns: This function should return %TRUE if the entry is to be added
-- * to the index, %FALSE otherwise.
-- *
--
type GstIndexFilter is access function
(arg1 : access GstIndex;
arg2 : access GstIndexEntry;
arg3 : System.Address) return GLIB.gboolean;
pragma Convention (C, GstIndexFilter); -- gst/gstindex.h:255
--*
-- * GstIndexResolverMethod:
-- * @GST_INDEX_RESOLVER_CUSTOM: Use a custom resolver
-- * @GST_INDEX_RESOLVER_GTYPE: Resolve based on the GType of the object
-- * @GST_INDEX_RESOLVER_PATH: Resolve on the path in graph
-- *
-- * The method used to resolve index writers
--
type GstIndexResolverMethod is
(GST_INDEX_RESOLVER_CUSTOM,
GST_INDEX_RESOLVER_GTYPE,
GST_INDEX_RESOLVER_PATH);
pragma Convention (C, GstIndexResolverMethod); -- gst/gstindex.h:270
--*
-- * GstIndexResolver:
-- * @index: the index being queried.
-- * @writer: The object that wants to write
-- * @writer_string: A description of the writer.
-- * @user_data: user_data as registered
-- *
-- * Function to resolve ids to writer descriptions.
-- *
-- * Returns: %TRUE if an id could be assigned to the writer.
--
type GstIndexResolver is access function
(arg1 : access GstIndex;
arg2 : access GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstobject_h.GstObject;
arg3 : System.Address;
arg4 : System.Address) return GLIB.gboolean;
pragma Convention (C, GstIndexResolver); -- gst/gstindex.h:283
--*
-- * GstIndexFlags:
-- * @GST_INDEX_WRITABLE: The index is writable
-- * @GST_INDEX_READABLE: The index is readable
-- * @GST_INDEX_FLAG_LAST: First flag that can be used by subclasses
-- *
-- * Flags for this index
--
subtype GstIndexFlags is unsigned;
GST_INDEX_WRITABLE : constant GstIndexFlags := 16;
GST_INDEX_READABLE : constant GstIndexFlags := 32;
GST_INDEX_FLAG_LAST : constant GstIndexFlags := 4096; -- gst/gstindex.h:301
--*
-- * GST_INDEX_IS_READABLE:
-- * @obj: The index to check
-- *
-- * Check if the index can be read from
--
--*
-- * GST_INDEX_IS_WRITABLE:
-- * @obj: The index to check
-- *
-- * Check if the index can be written to
--
--*
-- * GstIndex:
-- *
-- * Opaque #GstIndex structure.
--
type GstIndex is record
object : aliased GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstobject_h.GstObject; -- gst/gstindex.h:325
groups : access GStreamer.GST_Low_Level.glib_2_0_glib_glist_h.GList; -- gst/gstindex.h:328
curgroup : access GstIndexGroup; -- gst/gstindex.h:329
maxgroup : aliased GLIB.gint; -- gst/gstindex.h:330
method : aliased GstIndexResolverMethod; -- gst/gstindex.h:332
resolver : GstIndexResolver; -- gst/gstindex.h:333
resolver_user_data : System.Address; -- gst/gstindex.h:334
filter : GstIndexFilter; -- gst/gstindex.h:336
filter_user_data : System.Address; -- gst/gstindex.h:337
filter_user_data_destroy : GStreamer.GST_Low_Level.glib_2_0_glib_gtypes_h.GDestroyNotify; -- gst/gstindex.h:338
writers : System.Address; -- gst/gstindex.h:340
last_id : aliased GLIB.gint; -- gst/gstindex.h:341
resolver_user_data_destroy : GStreamer.GST_Low_Level.glib_2_0_glib_gtypes_h.GDestroyNotify; -- gst/gstindex.h:344
u_gst_reserved : u_GstIndex_u_gst_reserved_array; -- gst/gstindex.h:347
end record;
pragma Convention (C_Pass_By_Copy, GstIndex); -- gst/gstindex.h:324
--< private >
-- ABI added since 0.10.18
--< private >
type GstIndexClass is record
parent_class : aliased GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstobject_h.GstObjectClass; -- gst/gstindex.h:351
get_writer_id : access function
(arg1 : access GstIndex;
arg2 : access GLIB.gint;
arg3 : access GLIB.gchar) return GLIB.gboolean; -- gst/gstindex.h:354
commit : access procedure (arg1 : access GstIndex; arg2 : GLIB.gint); -- gst/gstindex.h:356
add_entry : access procedure (arg1 : access GstIndex; arg2 : access GstIndexEntry); -- gst/gstindex.h:359
get_assoc_entry : access function
(arg1 : access GstIndex;
arg2 : GLIB.gint;
arg3 : GstIndexLookupMethod;
arg4 : GstAssocFlags;
arg5 : GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstformat_h.GstFormat;
arg6 : GLIB.gint64;
arg7 : GStreamer.GST_Low_Level.glib_2_0_glib_gtypes_h.GCompareDataFunc;
arg8 : System.Address) return access GstIndexEntry; -- gst/gstindex.h:365
entry_added : access procedure (arg1 : access GstIndex; arg2 : access GstIndexEntry); -- gst/gstindex.h:367
u_gst_reserved : u_GstIndexClass_u_gst_reserved_array; -- gst/gstindex.h:370
end record;
pragma Convention (C_Pass_By_Copy, GstIndexClass); -- gst/gstindex.h:350
--< protected >
-- abstract methods
-- signals
--< private >
function gst_index_get_type return GLIB.GType; -- gst/gstindex.h:373
pragma Import (C, gst_index_get_type, "gst_index_get_type");
function gst_index_new return access GstIndex; -- gst/gstindex.h:374
pragma Import (C, gst_index_new, "gst_index_new");
procedure gst_index_commit (index : access GstIndex; id : GLIB.gint); -- gst/gstindex.h:375
pragma Import (C, gst_index_commit, "gst_index_commit");
function gst_index_get_group (index : access GstIndex) return GLIB.gint; -- gst/gstindex.h:377
pragma Import (C, gst_index_get_group, "gst_index_get_group");
function gst_index_new_group (index : access GstIndex) return GLIB.gint; -- gst/gstindex.h:378
pragma Import (C, gst_index_new_group, "gst_index_new_group");
function gst_index_set_group (index : access GstIndex; groupnum : GLIB.gint) return GLIB.gboolean; -- gst/gstindex.h:379
pragma Import (C, gst_index_set_group, "gst_index_set_group");
procedure gst_index_set_certainty (index : access GstIndex; certainty : GstIndexCertainty); -- gst/gstindex.h:381
pragma Import (C, gst_index_set_certainty, "gst_index_set_certainty");
function gst_index_get_certainty (index : access GstIndex) return GstIndexCertainty; -- gst/gstindex.h:383
pragma Import (C, gst_index_get_certainty, "gst_index_get_certainty");
procedure gst_index_set_filter
(index : access GstIndex;
filter : GstIndexFilter;
user_data : System.Address); -- gst/gstindex.h:385
pragma Import (C, gst_index_set_filter, "gst_index_set_filter");
procedure gst_index_set_filter_full
(index : access GstIndex;
filter : GstIndexFilter;
user_data : System.Address;
user_data_destroy : GStreamer.GST_Low_Level.glib_2_0_glib_gtypes_h.GDestroyNotify); -- gst/gstindex.h:387
pragma Import (C, gst_index_set_filter_full, "gst_index_set_filter_full");
procedure gst_index_set_resolver
(index : access GstIndex;
resolver : GstIndexResolver;
user_data : System.Address); -- gst/gstindex.h:390
pragma Import (C, gst_index_set_resolver, "gst_index_set_resolver");
procedure gst_index_set_resolver_full
(index : access GstIndex;
resolver : GstIndexResolver;
user_data : System.Address;
user_data_destroy : GStreamer.GST_Low_Level.glib_2_0_glib_gtypes_h.GDestroyNotify); -- gst/gstindex.h:392
pragma Import (C, gst_index_set_resolver_full, "gst_index_set_resolver_full");
function gst_index_get_writer_id
(index : access GstIndex;
writer : access GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstobject_h.GstObject;
id : access GLIB.gint) return GLIB.gboolean; -- gst/gstindex.h:396
pragma Import (C, gst_index_get_writer_id, "gst_index_get_writer_id");
function gst_index_add_format
(index : access GstIndex;
id : GLIB.gint;
format : GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstformat_h.GstFormat) return access GstIndexEntry; -- gst/gstindex.h:398
pragma Import (C, gst_index_add_format, "gst_index_add_format");
function gst_index_add_associationv
(index : access GstIndex;
id : GLIB.gint;
flags : GstAssocFlags;
n : GLIB.gint;
list : access constant GstIndexAssociation) return access GstIndexEntry; -- gst/gstindex.h:399
pragma Import (C, gst_index_add_associationv, "gst_index_add_associationv");
function gst_index_add_association
(index : access GstIndex;
id : GLIB.gint;
flags : GstAssocFlags;
format : GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstformat_h.GstFormat;
value : GLIB.gint64 -- , ...
) return access GstIndexEntry; -- gst/gstindex.h:401
pragma Import (C, gst_index_add_association, "gst_index_add_association");
function gst_index_add_object
(index : access GstIndex;
id : GLIB.gint;
key : access GLIB.gchar;
c_type : GLIB.GType;
object : System.Address) return access GstIndexEntry; -- gst/gstindex.h:403
pragma Import (C, gst_index_add_object, "gst_index_add_object");
function gst_index_add_id
(index : access GstIndex;
id : GLIB.gint;
description : access GLIB.gchar) return access GstIndexEntry; -- gst/gstindex.h:405
pragma Import (C, gst_index_add_id, "gst_index_add_id");
function gst_index_get_assoc_entry
(index : access GstIndex;
id : GLIB.gint;
method : GstIndexLookupMethod;
flags : GstAssocFlags;
format : GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstformat_h.GstFormat;
value : GLIB.gint64) return access GstIndexEntry; -- gst/gstindex.h:408
pragma Import (C, gst_index_get_assoc_entry, "gst_index_get_assoc_entry");
function gst_index_get_assoc_entry_full
(index : access GstIndex;
id : GLIB.gint;
method : GstIndexLookupMethod;
flags : GstAssocFlags;
format : GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstformat_h.GstFormat;
value : GLIB.gint64;
func : GStreamer.GST_Low_Level.glib_2_0_glib_gtypes_h.GCompareDataFunc;
user_data : System.Address) return access GstIndexEntry; -- gst/gstindex.h:411
pragma Import (C, gst_index_get_assoc_entry_full, "gst_index_get_assoc_entry_full");
-- working with index entries
function gst_index_entry_get_type return GLIB.GType; -- gst/gstindex.h:418
pragma Import (C, gst_index_entry_get_type, "gst_index_entry_get_type");
function gst_index_entry_copy (c_entry : access GstIndexEntry) return access GstIndexEntry; -- gst/gstindex.h:419
pragma Import (C, gst_index_entry_copy, "gst_index_entry_copy");
procedure gst_index_entry_free (c_entry : access GstIndexEntry); -- gst/gstindex.h:420
pragma Import (C, gst_index_entry_free, "gst_index_entry_free");
function gst_index_entry_assoc_map
(c_entry : access GstIndexEntry;
format : GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstformat_h.GstFormat;
value : access GLIB.gint64) return GLIB.gboolean; -- gst/gstindex.h:421
pragma Import (C, gst_index_entry_assoc_map, "gst_index_entry_assoc_map");
end GStreamer.GST_Low_Level.gstreamer_0_10_gst_gstindex_h;
|
-- CE3606A.ADA
-- Grant of Unlimited Rights
--
-- Under contracts F33600-87-D-0337, F33600-84-D-0280, MDA903-79-C-0687,
-- F08630-91-C-0015, and DCA100-97-D-0025, the U.S. Government obtained
-- unlimited rights in the software and documentation contained herein.
-- Unlimited rights are defined in DFAR 252.227-7013(a)(19). By making
-- this public release, the Government intends to confer upon all
-- recipients unlimited rights equal to those held by the Government.
-- These rights include rights to use, duplicate, release or disclose the
-- released technical data and computer software in whole or in part, in
-- any manner and for any purpose whatsoever, and to have or permit others
-- to do so.
--
-- DISCLAIMER
--
-- ALL MATERIALS OR INFORMATION HEREIN RELEASED, MADE AVAILABLE OR
-- DISCLOSED ARE AS IS. THE GOVERNMENT MAKES NO EXPRESS OR IMPLIED
-- WARRANTY AS TO ANY MATTER WHATSOEVER, INCLUDING THE CONDITIONS OF THE
-- SOFTWARE, DOCUMENTATION OR OTHER INFORMATION RELEASED, MADE AVAILABLE
-- OR DISCLOSED, OR THE OWNERSHIP, MERCHANTABILITY, OR FITNESS FOR A
-- PARTICULAR PURPOSE OF SAID MATERIAL.
--*
-- OBJECTIVE:
-- CHECK THAT PUT_LINE WILL OUTPUT A LINE TERMINATOR WHEN THE
-- STRING PARAMETER IS NULL.
-- APPLICABILITY CRITERIA:
-- THIS TEST IS ONLY APPLICABLE TO IMPLEMENTATIONS WHICH
-- SUPPORT TEMPORARY TEXT FILES.
-- HISTORY:
-- SPS 09/02/82
-- JBG 02/22/84 CHANGED TO .ADA TEST
-- RJW 11/04/86 REVISED TEST TO OUTPUT A NON_APPLICABLE
-- RESULT WHEN FILES ARE NOT SUPPORTED.
-- DWC 09/09/87 REMOVED UNNECESSARY CODE AND CORRECTED
-- EXCEPTION HANDLING.
WITH REPORT; USE REPORT;
WITH TEXT_IO; USE TEXT_IO;
WITH CHECK_FILE;
PROCEDURE CE3606A IS
INCOMPLETE : EXCEPTION;
BEGIN
TEST ("CE3606A", "PUT_LINE PUTS LINE TERMINATOR WHEN STRING " &
"IS NULL");
DECLARE
FT : FILE_TYPE;
NS1 : STRING (1 .. 0);
NS2 : STRING (3 .. 1);
LC : POSITIVE_COUNT := 1;
BEGIN
BEGIN
CREATE (FT);
EXCEPTION
WHEN USE_ERROR =>
NOT_APPLICABLE ("USE_ERROR RAISED; TEXT CREATE " &
"FOR TEMP FILES WITH OUT_FILE " &
"MODE");
RAISE INCOMPLETE;
END;
PUT_LINE (FT, NS1);
IF LINE (FT) /= LC + 1 THEN
FAILED ("PUT_LINE OF NULL STRING 1; LINE " &
"COUNT WAS" & COUNT'IMAGE(LINE(FT)));
END IF;
PUT_LINE (FT, NS2);
IF LINE (FT) /= LC + 2 THEN
FAILED ("PUT_LINE OF NULL STRING 2; LINE " &
"COUNT WAS" & COUNT'IMAGE(LINE(FT)));
END IF;
CHECK_FILE (FT, "##@%");
CLOSE (FT);
EXCEPTION
WHEN INCOMPLETE =>
NULL;
END;
RESULT;
END CE3606A;
|
pragma Ada_95;
with System;
package ada_main is
pragma Warnings (Off);
gnat_argc : Integer;
gnat_argv : System.Address;
gnat_envp : System.Address;
pragma Import (C, gnat_argc);
pragma Import (C, gnat_argv);
pragma Import (C, gnat_envp);
gnat_exit_status : Integer;
pragma Import (C, gnat_exit_status);
GNAT_Version : constant String :=
"GNAT Version: GPL 2015 (20150428-49)" & ASCII.NUL;
pragma Export (C, GNAT_Version, "__gnat_version");
Ada_Main_Program_Name : constant String := "_ada_powerof" & ASCII.NUL;
pragma Export (C, Ada_Main_Program_Name, "__gnat_ada_main_program_name");
procedure adainit;
pragma Export (C, adainit, "adainit");
procedure adafinal;
pragma Export (C, adafinal, "adafinal");
function main
(argc : Integer;
argv : System.Address;
envp : System.Address)
return Integer;
pragma Export (C, main, "main");
type Version_32 is mod 2 ** 32;
u00001 : constant Version_32 := 16#653b25e8#;
pragma Export (C, u00001, "powerofB");
u00002 : constant Version_32 := 16#fbff4c67#;
pragma Export (C, u00002, "system__standard_libraryB");
u00003 : constant Version_32 := 16#f72f352b#;
pragma Export (C, u00003, "system__standard_libraryS");
u00004 : constant Version_32 := 16#3ffc8e18#;
pragma Export (C, u00004, "adaS");
u00005 : constant Version_32 := 16#f64b89a4#;
pragma Export (C, u00005, "ada__integer_text_ioB");
u00006 : constant Version_32 := 16#f1daf268#;
pragma Export (C, u00006, "ada__integer_text_ioS");
u00007 : constant Version_32 := 16#b612ca65#;
pragma Export (C, u00007, "ada__exceptionsB");
u00008 : constant Version_32 := 16#1d190453#;
pragma Export (C, u00008, "ada__exceptionsS");
u00009 : constant Version_32 := 16#a46739c0#;
pragma Export (C, u00009, "ada__exceptions__last_chance_handlerB");
u00010 : constant Version_32 := 16#3aac8c92#;
pragma Export (C, u00010, "ada__exceptions__last_chance_handlerS");
u00011 : constant Version_32 := 16#f4ce8c3a#;
pragma Export (C, u00011, "systemS");
u00012 : constant Version_32 := 16#a207fefe#;
pragma Export (C, u00012, "system__soft_linksB");
u00013 : constant Version_32 := 16#af945ded#;
pragma Export (C, u00013, "system__soft_linksS");
u00014 : constant Version_32 := 16#b01dad17#;
pragma Export (C, u00014, "system__parametersB");
u00015 : constant Version_32 := 16#8ae48145#;
pragma Export (C, u00015, "system__parametersS");
u00016 : constant Version_32 := 16#b19b6653#;
pragma Export (C, u00016, "system__secondary_stackB");
u00017 : constant Version_32 := 16#5faf4353#;
pragma Export (C, u00017, "system__secondary_stackS");
u00018 : constant Version_32 := 16#39a03df9#;
pragma Export (C, u00018, "system__storage_elementsB");
u00019 : constant Version_32 := 16#d90dc63e#;
pragma Export (C, u00019, "system__storage_elementsS");
u00020 : constant Version_32 := 16#41837d1e#;
pragma Export (C, u00020, "system__stack_checkingB");
u00021 : constant Version_32 := 16#7a71e7d2#;
pragma Export (C, u00021, "system__stack_checkingS");
u00022 : constant Version_32 := 16#393398c1#;
pragma Export (C, u00022, "system__exception_tableB");
u00023 : constant Version_32 := 16#5ad7ea2f#;
pragma Export (C, u00023, "system__exception_tableS");
u00024 : constant Version_32 := 16#ce4af020#;
pragma Export (C, u00024, "system__exceptionsB");
u00025 : constant Version_32 := 16#9cade1cc#;
pragma Export (C, u00025, "system__exceptionsS");
u00026 : constant Version_32 := 16#37d758f1#;
pragma Export (C, u00026, "system__exceptions__machineS");
u00027 : constant Version_32 := 16#b895431d#;
pragma Export (C, u00027, "system__exceptions_debugB");
u00028 : constant Version_32 := 16#472c9584#;
pragma Export (C, u00028, "system__exceptions_debugS");
u00029 : constant Version_32 := 16#570325c8#;
pragma Export (C, u00029, "system__img_intB");
u00030 : constant Version_32 := 16#f6156cf8#;
pragma Export (C, u00030, "system__img_intS");
u00031 : constant Version_32 := 16#b98c3e16#;
pragma Export (C, u00031, "system__tracebackB");
u00032 : constant Version_32 := 16#6af355e1#;
pragma Export (C, u00032, "system__tracebackS");
u00033 : constant Version_32 := 16#9ed49525#;
pragma Export (C, u00033, "system__traceback_entriesB");
u00034 : constant Version_32 := 16#f4957a4a#;
pragma Export (C, u00034, "system__traceback_entriesS");
u00035 : constant Version_32 := 16#8c33a517#;
pragma Export (C, u00035, "system__wch_conB");
u00036 : constant Version_32 := 16#efb3aee8#;
pragma Export (C, u00036, "system__wch_conS");
u00037 : constant Version_32 := 16#9721e840#;
pragma Export (C, u00037, "system__wch_stwB");
u00038 : constant Version_32 := 16#c2a282e9#;
pragma Export (C, u00038, "system__wch_stwS");
u00039 : constant Version_32 := 16#92b797cb#;
pragma Export (C, u00039, "system__wch_cnvB");
u00040 : constant Version_32 := 16#e004141b#;
pragma Export (C, u00040, "system__wch_cnvS");
u00041 : constant Version_32 := 16#6033a23f#;
pragma Export (C, u00041, "interfacesS");
u00042 : constant Version_32 := 16#ece6fdb6#;
pragma Export (C, u00042, "system__wch_jisB");
u00043 : constant Version_32 := 16#60740d3a#;
pragma Export (C, u00043, "system__wch_jisS");
u00044 : constant Version_32 := 16#28f088c2#;
pragma Export (C, u00044, "ada__text_ioB");
u00045 : constant Version_32 := 16#1a9b0017#;
pragma Export (C, u00045, "ada__text_ioS");
u00046 : constant Version_32 := 16#10558b11#;
pragma Export (C, u00046, "ada__streamsB");
u00047 : constant Version_32 := 16#2e6701ab#;
pragma Export (C, u00047, "ada__streamsS");
u00048 : constant Version_32 := 16#db5c917c#;
pragma Export (C, u00048, "ada__io_exceptionsS");
u00049 : constant Version_32 := 16#12c8cd7d#;
pragma Export (C, u00049, "ada__tagsB");
u00050 : constant Version_32 := 16#ce72c228#;
pragma Export (C, u00050, "ada__tagsS");
u00051 : constant Version_32 := 16#c3335bfd#;
pragma Export (C, u00051, "system__htableB");
u00052 : constant Version_32 := 16#700c3fd0#;
pragma Export (C, u00052, "system__htableS");
u00053 : constant Version_32 := 16#089f5cd0#;
pragma Export (C, u00053, "system__string_hashB");
u00054 : constant Version_32 := 16#d25254ae#;
pragma Export (C, u00054, "system__string_hashS");
u00055 : constant Version_32 := 16#699628fa#;
pragma Export (C, u00055, "system__unsigned_typesS");
u00056 : constant Version_32 := 16#b44f9ae7#;
pragma Export (C, u00056, "system__val_unsB");
u00057 : constant Version_32 := 16#793ec5c1#;
pragma Export (C, u00057, "system__val_unsS");
u00058 : constant Version_32 := 16#27b600b2#;
pragma Export (C, u00058, "system__val_utilB");
u00059 : constant Version_32 := 16#586e3ac4#;
pragma Export (C, u00059, "system__val_utilS");
u00060 : constant Version_32 := 16#d1060688#;
pragma Export (C, u00060, "system__case_utilB");
u00061 : constant Version_32 := 16#d0c7e5ed#;
pragma Export (C, u00061, "system__case_utilS");
u00062 : constant Version_32 := 16#84a27f0d#;
pragma Export (C, u00062, "interfaces__c_streamsB");
u00063 : constant Version_32 := 16#8bb5f2c0#;
pragma Export (C, u00063, "interfaces__c_streamsS");
u00064 : constant Version_32 := 16#845f5a34#;
pragma Export (C, u00064, "system__crtlS");
u00065 : constant Version_32 := 16#431faf3c#;
pragma Export (C, u00065, "system__file_ioB");
u00066 : constant Version_32 := 16#53bf6d5f#;
pragma Export (C, u00066, "system__file_ioS");
u00067 : constant Version_32 := 16#b7ab275c#;
pragma Export (C, u00067, "ada__finalizationB");
u00068 : constant Version_32 := 16#19f764ca#;
pragma Export (C, u00068, "ada__finalizationS");
u00069 : constant Version_32 := 16#95817ed8#;
pragma Export (C, u00069, "system__finalization_rootB");
u00070 : constant Version_32 := 16#bb3cffaa#;
pragma Export (C, u00070, "system__finalization_rootS");
u00071 : constant Version_32 := 16#769e25e6#;
pragma Export (C, u00071, "interfaces__cB");
u00072 : constant Version_32 := 16#4a38bedb#;
pragma Export (C, u00072, "interfaces__cS");
u00073 : constant Version_32 := 16#ee0f26dd#;
pragma Export (C, u00073, "system__os_libB");
u00074 : constant Version_32 := 16#d7b69782#;
pragma Export (C, u00074, "system__os_libS");
u00075 : constant Version_32 := 16#1a817b8e#;
pragma Export (C, u00075, "system__stringsB");
u00076 : constant Version_32 := 16#8a719d5c#;
pragma Export (C, u00076, "system__stringsS");
u00077 : constant Version_32 := 16#09511692#;
pragma Export (C, u00077, "system__file_control_blockS");
u00078 : constant Version_32 := 16#f6fdca1c#;
pragma Export (C, u00078, "ada__text_io__integer_auxB");
u00079 : constant Version_32 := 16#b9793d30#;
pragma Export (C, u00079, "ada__text_io__integer_auxS");
u00080 : constant Version_32 := 16#181dc502#;
pragma Export (C, u00080, "ada__text_io__generic_auxB");
u00081 : constant Version_32 := 16#a6c327d3#;
pragma Export (C, u00081, "ada__text_io__generic_auxS");
u00082 : constant Version_32 := 16#18d57884#;
pragma Export (C, u00082, "system__img_biuB");
u00083 : constant Version_32 := 16#afb4a0b7#;
pragma Export (C, u00083, "system__img_biuS");
u00084 : constant Version_32 := 16#e7d8734f#;
pragma Export (C, u00084, "system__img_llbB");
u00085 : constant Version_32 := 16#ee73b049#;
pragma Export (C, u00085, "system__img_llbS");
u00086 : constant Version_32 := 16#9777733a#;
pragma Export (C, u00086, "system__img_lliB");
u00087 : constant Version_32 := 16#e581d9eb#;
pragma Export (C, u00087, "system__img_lliS");
u00088 : constant Version_32 := 16#0e8808d4#;
pragma Export (C, u00088, "system__img_llwB");
u00089 : constant Version_32 := 16#471f93df#;
pragma Export (C, u00089, "system__img_llwS");
u00090 : constant Version_32 := 16#428b07f8#;
pragma Export (C, u00090, "system__img_wiuB");
u00091 : constant Version_32 := 16#c1f52725#;
pragma Export (C, u00091, "system__img_wiuS");
u00092 : constant Version_32 := 16#7ebd8839#;
pragma Export (C, u00092, "system__val_intB");
u00093 : constant Version_32 := 16#bc6ba605#;
pragma Export (C, u00093, "system__val_intS");
u00094 : constant Version_32 := 16#b3aa7b17#;
pragma Export (C, u00094, "system__val_lliB");
u00095 : constant Version_32 := 16#6eea6a9a#;
pragma Export (C, u00095, "system__val_lliS");
u00096 : constant Version_32 := 16#06052bd0#;
pragma Export (C, u00096, "system__val_lluB");
u00097 : constant Version_32 := 16#13647f88#;
pragma Export (C, u00097, "system__val_lluS");
u00098 : constant Version_32 := 16#02d5bdf3#;
pragma Export (C, u00098, "matB");
u00099 : constant Version_32 := 16#d1a62465#;
pragma Export (C, u00099, "matS");
u00100 : constant Version_32 := 16#2bce1226#;
pragma Export (C, u00100, "system__memoryB");
u00101 : constant Version_32 := 16#adb3ea0e#;
pragma Export (C, u00101, "system__memoryS");
-- BEGIN ELABORATION ORDER
-- ada%s
-- interfaces%s
-- system%s
-- system.case_util%s
-- system.case_util%b
-- system.htable%s
-- system.img_int%s
-- system.img_int%b
-- system.img_lli%s
-- system.img_lli%b
-- system.parameters%s
-- system.parameters%b
-- system.crtl%s
-- interfaces.c_streams%s
-- interfaces.c_streams%b
-- system.standard_library%s
-- system.exceptions_debug%s
-- system.exceptions_debug%b
-- system.storage_elements%s
-- system.storage_elements%b
-- system.stack_checking%s
-- system.stack_checking%b
-- system.string_hash%s
-- system.string_hash%b
-- system.htable%b
-- system.strings%s
-- system.strings%b
-- system.os_lib%s
-- system.traceback_entries%s
-- system.traceback_entries%b
-- ada.exceptions%s
-- system.soft_links%s
-- system.unsigned_types%s
-- system.img_biu%s
-- system.img_biu%b
-- system.img_llb%s
-- system.img_llb%b
-- system.img_llw%s
-- system.img_llw%b
-- system.img_wiu%s
-- system.img_wiu%b
-- system.val_int%s
-- system.val_lli%s
-- system.val_llu%s
-- system.val_uns%s
-- system.val_util%s
-- system.val_util%b
-- system.val_uns%b
-- system.val_llu%b
-- system.val_lli%b
-- system.val_int%b
-- system.wch_con%s
-- system.wch_con%b
-- system.wch_cnv%s
-- system.wch_jis%s
-- system.wch_jis%b
-- system.wch_cnv%b
-- system.wch_stw%s
-- system.wch_stw%b
-- ada.exceptions.last_chance_handler%s
-- ada.exceptions.last_chance_handler%b
-- system.exception_table%s
-- system.exception_table%b
-- ada.io_exceptions%s
-- ada.tags%s
-- ada.streams%s
-- ada.streams%b
-- interfaces.c%s
-- system.exceptions%s
-- system.exceptions%b
-- system.exceptions.machine%s
-- system.file_control_block%s
-- system.file_io%s
-- system.finalization_root%s
-- system.finalization_root%b
-- ada.finalization%s
-- ada.finalization%b
-- system.memory%s
-- system.memory%b
-- system.standard_library%b
-- system.secondary_stack%s
-- system.file_io%b
-- interfaces.c%b
-- ada.tags%b
-- system.soft_links%b
-- system.os_lib%b
-- system.secondary_stack%b
-- system.traceback%s
-- ada.exceptions%b
-- system.traceback%b
-- ada.text_io%s
-- ada.text_io%b
-- ada.text_io.generic_aux%s
-- ada.text_io.generic_aux%b
-- ada.text_io.integer_aux%s
-- ada.text_io.integer_aux%b
-- ada.integer_text_io%s
-- ada.integer_text_io%b
-- mat%s
-- mat%b
-- powerof%b
-- END ELABORATION ORDER
end ada_main;
|
-- This file is generated by SWIG. Please do not modify by hand.
--
with Interfaces;
with Interfaces.C;
with Interfaces.C.Pointers;
package xcb.xcb_glx_gen_lists_reply_t is
-- Item
--
type Item is record
response_type : aliased Interfaces.Unsigned_8;
pad0 : aliased Interfaces.Unsigned_8;
sequence : aliased Interfaces.Unsigned_16;
length : aliased Interfaces.Unsigned_32;
ret_val : aliased Interfaces.Unsigned_32;
end record;
-- Item_Array
--
type Item_Array is
array
(Interfaces.C.size_t range <>) of aliased xcb.xcb_glx_gen_lists_reply_t
.Item;
-- Pointer
--
package C_Pointers is new Interfaces.C.Pointers
(Index => Interfaces.C.size_t,
Element => xcb.xcb_glx_gen_lists_reply_t.Item,
Element_Array => xcb.xcb_glx_gen_lists_reply_t.Item_Array,
Default_Terminator => (others => <>));
subtype Pointer is C_Pointers.Pointer;
-- Pointer_Array
--
type Pointer_Array is
array
(Interfaces.C.size_t range <>) of aliased xcb.xcb_glx_gen_lists_reply_t
.Pointer;
-- Pointer_Pointer
--
package C_Pointer_Pointers is new Interfaces.C.Pointers
(Index => Interfaces.C.size_t,
Element => xcb.xcb_glx_gen_lists_reply_t.Pointer,
Element_Array => xcb.xcb_glx_gen_lists_reply_t.Pointer_Array,
Default_Terminator => null);
subtype Pointer_Pointer is C_Pointer_Pointers.Pointer;
end xcb.xcb_glx_gen_lists_reply_t;
|
-- Copyright 2016,2017 Steven Stewart-Gallus
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
-- implied. See the License for the specific language governing
-- permissions and limitations under the License.
with Linted.IO_Pool;
with Linted.KOs;
with Linted.Triggers;
package Linted.Poller is
subtype Event is Linted.IO_Pool.Poller_Event;
subtype Event_Type is Linted.IO_Pool.Poller_Event_Type;
subtype Event_Set is Linted.IO_Pool.Poller_Event_Set;
Readable : Event_Type renames Linted.IO_Pool.Readable;
Writable : Event_Type renames Linted.IO_Pool.Writable;
subtype Future is Linted.IO_Pool.Poll_Future;
function Future_Is_Live
(F : Future) return Boolean renames
IO_Pool.Poll_Future_Is_Live;
procedure Poll
(Object : Linted.KOs.KO;
Events : Event_Set;
Signaller : Triggers.Signaller;
F : out Future) renames
IO_Pool.Poll;
procedure Poll_Wait
(F : in out Future;
E : out Event) renames
IO_Pool.Poll_Wait;
procedure Poll_Poll
(F : in out Future;
E : out Event;
Init : out Boolean) renames
IO_Pool.Poll_Poll;
end Linted.Poller;
|
<AnimDB FragDef="Animations/Mannequin/ADB/PlayerFragmentIds.xml" TagDef="Animations/Mannequin/ADB/PlayerTags.xml">
<FragmentList>
<Idle>
<Fragment BlendOutDuration="0.2" Tags="Rotate">
<AnimLayer>
<Blend ExitTime="0" StartTime="0" Duration="0.2"/>
<Animation name="1DONE-BSpace_RotateRIFLE" flags="Loop"/>
</AnimLayer>
</Fragment>
<Fragment BlendOutDuration="0.2" Tags="Walk">
<AnimLayer>
<Blend ExitTime="0" StartTime="0" Duration="0.2"/>
<Animation name="2DONE-BSpace_MoveStrafeRIFLE" flags="Loop"/>
</AnimLayer>
</Fragment>
<Fragment BlendOutDuration="0.2" Tags="Walk+Rotate">
<AnimLayer>
<Blend ExitTime="0" StartTime="0" Duration="0.2"/>
<Animation name="2DONE-BSpace_MoveStrafeRIFLE" flags="Loop"/>
</AnimLayer>
</Fragment>
<Fragment BlendOutDuration="0.2" Tags="">
<AnimLayer>
<Blend ExitTime="0" StartTime="0" Duration="0.2"/>
<Animation name="rifleAim_idle_3p" flags="Loop"/>
</AnimLayer>
</Fragment>
</Idle>
</FragmentList>
</AnimDB>
|
------------------------------------------------------------------------------
-- --
-- Matreshka Project --
-- --
-- Ada Modeling Framework --
-- --
-- Runtime Library Component --
-- --
------------------------------------------------------------------------------
-- --
-- Copyright © 2012, Vadim Godunko <vgodunko@gmail.com> --
-- All rights reserved. --
-- --
-- Redistribution and use in source and binary forms, with or without --
-- modification, are permitted provided that the following conditions --
-- are met: --
-- --
-- * Redistributions of source code must retain the above copyright --
-- notice, this list of conditions and the following disclaimer. --
-- --
-- * Redistributions in binary form must reproduce the above copyright --
-- notice, this list of conditions and the following disclaimer in the --
-- documentation and/or other materials provided with the distribution. --
-- --
-- * Neither the name of the Vadim Godunko, IE nor the names of its --
-- contributors may be used to endorse or promote products derived from --
-- this software without specific prior written permission. --
-- --
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS --
-- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT --
-- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR --
-- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT --
-- HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED --
-- TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR --
-- PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF --
-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING --
-- NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS --
-- SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. --
-- --
------------------------------------------------------------------------------
-- $Revision$ $Date$
------------------------------------------------------------------------------
-- This file is generated, don't edit it.
------------------------------------------------------------------------------
with AMF.Elements.Generic_Hash;
function AMF.DG.Gradients.Hash is
new AMF.Elements.Generic_Hash (DG_Gradient, DG_Gradient_Access);
|
-- Copyright 2019 Free Software Foundation, Inc.
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
with System;
package Pck is
type Enum_Idx is
(e_000, e_001, e_002, e_003, e_004, e_005, e_006, e_007, e_008,
e_009, e_010, e_011, e_012, e_013, e_014, e_015, e_016, e_017,
e_018, e_019, e_020, e_021, e_022, e_023, e_024, e_025, e_026,
e_027, e_028, e_029, e_030, e_031, e_032, e_033, e_034, e_035,
e_036, e_037, e_038, e_039, e_040, e_041, e_042, e_043, e_044,
e_045, e_046, e_047, e_048, e_049, e_050, e_051, e_052, e_053,
e_054, e_055, e_056, e_057, e_058, e_059, e_060, e_061, e_062,
e_063, e_064, e_065, e_066, e_067, e_068, e_069, e_070, e_071,
e_072, e_073, e_074, e_075, e_076, e_077, e_078, e_079, e_080,
e_081, e_082, e_083, e_084, e_085, e_086, e_087, e_088, e_089,
e_090, e_091, e_092, e_093, e_094, e_095, e_096, e_097, e_098,
e_099, e_100, e_101, e_102, e_103, e_104, e_105, e_106, e_107,
e_108, e_109, e_110, e_111, e_112, e_113, e_114, e_115, e_116,
e_117, e_118, e_119, e_120, e_121, e_122, e_123, e_124, e_125,
e_126, e_127, e_128, e_129, e_130, e_131, e_132, e_133, e_134,
e_135, e_136, e_137, e_138, e_139, e_140, e_141, e_142, e_143,
e_144, e_145, e_146, e_147, e_148, e_149, e_150, e_151, e_152,
e_153, e_154, e_155, e_156, e_157, e_158, e_159, e_160, e_161,
e_162, e_163, e_164, e_165, e_166, e_167, e_168, e_169, e_170,
e_171, e_172, e_173, e_174, e_175, e_176, e_177, e_178, e_179,
e_180, e_181, e_182, e_183, e_184, e_185, e_186, e_187, e_188,
e_189, e_190, e_191, e_192, e_193, e_194, e_195);
type PA is array (Enum_Idx) of Boolean;
pragma Pack (PA);
type T is array (Enum_Idx) of Boolean;
pragma Pack (T);
T_Empty : constant T := (others => False);
type Bad_Packed_Table is new T;
Procedure Do_Nothing (A : System.Address);
end Pck;
|
-- Copyright (c) 2019 Maxim Reznik <reznikmm@gmail.com>
--
-- SPDX-License-Identifier: MIT
-- License-Filename: LICENSE
-------------------------------------------------------------
with Program.Nodes.Array_Component_Association_Vectors;
with Program.Nodes.Aspect_Specification_Vectors;
with Program.Nodes.Element_Vectors;
with Program.Nodes.Expression_Vectors;
with Program.Nodes.Case_Expression_Path_Vectors;
with Program.Nodes.Case_Path_Vectors;
with Program.Nodes.Component_Clause_Vectors;
with Program.Nodes.Defining_Identifier_Vectors;
with Program.Nodes.Discrete_Range_Vectors;
with Program.Nodes.Discriminant_Association_Vectors;
with Program.Nodes.Discriminant_Specification_Vectors;
with Program.Nodes.Elsif_Path_Vectors;
with Program.Nodes.Enumeration_Literal_Specification_Vectors;
with Program.Nodes.Exception_Handler_Vectors;
with Program.Nodes.Formal_Package_Association_Vectors;
with Program.Nodes.Identifier_Vectors;
with Program.Nodes.Parameter_Association_Vectors;
with Program.Nodes.Parameter_Specification_Vectors;
with Program.Nodes.Record_Component_Association_Vectors;
with Program.Nodes.Select_Path_Vectors;
with Program.Nodes.Variant_Vectors;
with Program.Storage_Pools;
package body Program.Element_Vector_Factories is
type Array_Component_Association_Vector_Access is
not null access Program.Nodes.Array_Component_Association_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Aspect_Specification_Vector_Access is
not null access Program.Nodes.Aspect_Specification_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Case_Expression_Path_Vector_Access is
not null access Program.Nodes.Case_Expression_Path_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Case_Path_Vector_Access is
not null access Program.Nodes.Case_Path_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Component_Clause_Vector_Access is
not null access Program.Nodes.Component_Clause_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Defining_Identifier_Vector_Access is
not null access Program.Nodes.Defining_Identifier_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Discrete_Range_Vector_Access is
not null access Program.Nodes.Discrete_Range_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Discriminant_Association_Vector_Access is
not null access Program.Nodes.Discriminant_Association_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Discriminant_Specification_Vector_Access is
not null access Program.Nodes.Discriminant_Specification_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Element_Vector_Access is
not null access Program.Nodes.Element_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Elsif_Path_Vector_Access is
not null access Program.Nodes.Elsif_Path_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Enumeration_Literal_Specification_Vector_Access is not null access
Program.Nodes.Enumeration_Literal_Specification_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Exception_Handler_Vector_Access is
not null access Program.Nodes.Exception_Handler_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Expression_Vector_Access is
not null access Program.Nodes.Expression_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Formal_Package_Association_Vector_Access is not null access
Program.Nodes.Formal_Package_Association_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Identifier_Vector_Access is not null access
Program.Nodes.Identifier_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Parameter_Association_Vector_Access is not null access
Program.Nodes.Parameter_Association_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Parameter_Specification_Vector_Access is not null access
Program.Nodes.Parameter_Specification_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Record_Component_Association_Vector_Access is not null access
Program.Nodes.Record_Component_Association_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Select_Path_Vector_Access is not null access
Program.Nodes.Select_Path_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
type Variant_Vector_Access is not null access
Program.Nodes.Variant_Vectors.Vector
with Storage_Pool => Program.Storage_Pools.Pool;
-----------------------------------------------
-- Create_Array_Component_Association_Vector --
-----------------------------------------------
not overriding function Create_Array_Component_Association_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Array_Component_Associations
.Array_Component_Association_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Array_Component_Association_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Array_Component_Association_Vectors.Vector'
(Program.Nodes.Array_Component_Association_Vectors.Create
(Each));
begin
return Program.Elements.Array_Component_Associations
.Array_Component_Association_Vector_Access (Result);
end;
end Create_Array_Component_Association_Vector;
----------------------------------------
-- Create_Aspect_Specification_Vector --
----------------------------------------
not overriding function Create_Aspect_Specification_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Aspect_Specifications
.Aspect_Specification_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Aspect_Specification_Vector_Access :=
new
(Self.Subpool) Program.Nodes.Aspect_Specification_Vectors.Vector'
(Program.Nodes.Aspect_Specification_Vectors.Create (Each));
begin
return Program.Elements.Aspect_Specifications
.Aspect_Specification_Vector_Access (Result);
end;
end Create_Aspect_Specification_Vector;
----------------------------------------
-- Create_Case_Expression_Path_Vector --
----------------------------------------
not overriding function Create_Case_Expression_Path_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Case_Expression_Paths
.Case_Expression_Path_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Case_Expression_Path_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Case_Expression_Path_Vectors.Vector'
(Program.Nodes.Case_Expression_Path_Vectors.Create (Each));
begin
return Program.Elements.Case_Expression_Paths
.Case_Expression_Path_Vector_Access (Result);
end;
end Create_Case_Expression_Path_Vector;
-----------------------------
-- Create_Case_Path_Vector --
-----------------------------
not overriding function Create_Case_Path_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Case_Paths.Case_Path_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Case_Path_Vector_Access :=
new (Self.Subpool) Program.Nodes.Case_Path_Vectors.Vector'
(Program.Nodes.Case_Path_Vectors.Create (Each));
begin
return Program.Elements.Case_Paths .Case_Path_Vector_Access (Result);
end;
end Create_Case_Path_Vector;
------------------------------------
-- Create_Component_Clause_Vector --
------------------------------------
not overriding function Create_Component_Clause_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Component_Clauses
.Component_Clause_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Component_Clause_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Component_Clause_Vectors.Vector'
(Program.Nodes.Component_Clause_Vectors.Create (Each));
begin
return Program.Elements.Component_Clauses
.Component_Clause_Vector_Access (Result);
end;
end Create_Component_Clause_Vector;
---------------------------------------
-- Create_Defining_Identifier_Vector --
---------------------------------------
not overriding function Create_Defining_Identifier_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Defining_Identifiers
.Defining_Identifier_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Defining_Identifier_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Defining_Identifier_Vectors.Vector'
(Program.Nodes.Defining_Identifier_Vectors.Create (Each));
begin
return Program.Elements.Defining_Identifiers
.Defining_Identifier_Vector_Access (Result);
end;
end Create_Defining_Identifier_Vector;
----------------------------------
-- Create_Discrete_Range_Vector --
----------------------------------
not overriding function Create_Discrete_Range_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Discrete_Ranges.Discrete_Range_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Discrete_Range_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Discrete_Range_Vectors.Vector'
(Program.Nodes.Discrete_Range_Vectors.Create (Each));
begin
return Program.Elements.Discrete_Ranges
.Discrete_Range_Vector_Access (Result);
end;
end Create_Discrete_Range_Vector;
--------------------------------------------
-- Create_Discriminant_Association_Vector --
--------------------------------------------
not overriding function Create_Discriminant_Association_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Discriminant_Associations
.Discriminant_Association_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Discriminant_Association_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Discriminant_Association_Vectors.Vector'
(Program.Nodes.Discriminant_Association_Vectors.Create (Each));
begin
return Program.Elements.Discriminant_Associations
.Discriminant_Association_Vector_Access (Result);
end;
end Create_Discriminant_Association_Vector;
----------------------------------------------
-- Create_Discriminant_Specification_Vector --
----------------------------------------------
not overriding function Create_Discriminant_Specification_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Discriminant_Specifications
.Discriminant_Specification_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Discriminant_Specification_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Discriminant_Specification_Vectors.Vector'
(Program.Nodes.Discriminant_Specification_Vectors.Create
(Each));
begin
return Program.Elements.Discriminant_Specifications
.Discriminant_Specification_Vector_Access (Result);
end;
end Create_Discriminant_Specification_Vector;
---------------------------
-- Create_Element_Vector --
---------------------------
not overriding function Create_Element_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Element_Vectors.Element_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Element_Vector_Access :=
new (Self.Subpool) Program.Nodes.Element_Vectors.Vector'
(Program.Nodes.Element_Vectors.Create (Each));
begin
return Program.Element_Vectors.Element_Vector_Access (Result);
end;
end Create_Element_Vector;
------------------------------
-- Create_Elsif_Path_Vector --
------------------------------
not overriding function Create_Elsif_Path_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Elsif_Paths.Elsif_Path_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Elsif_Path_Vector_Access :=
new (Self.Subpool) Program.Nodes.Elsif_Path_Vectors.Vector'
(Program.Nodes.Elsif_Path_Vectors.Create (Each));
begin
return Program.Elements.Elsif_Paths.Elsif_Path_Vector_Access (Result);
end;
end Create_Elsif_Path_Vector;
-----------------------------------------------------
-- Create_Enumeration_Literal_Specification_Vector --
-----------------------------------------------------
not overriding function Create_Enumeration_Literal_Specification_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Enumeration_Literal_Specifications
.Enumeration_Literal_Specification_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Enumeration_Literal_Specification_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Enumeration_Literal_Specification_Vectors.Vector'
(Program.Nodes.Enumeration_Literal_Specification_Vectors.Create
(Each));
begin
return Program.Elements.Enumeration_Literal_Specifications
.Enumeration_Literal_Specification_Vector_Access (Result);
end;
end Create_Enumeration_Literal_Specification_Vector;
-------------------------------------
-- Create_Exception_Handler_Vector --
-------------------------------------
not overriding function Create_Exception_Handler_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Exception_Handlers
.Exception_Handler_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Exception_Handler_Vector_Access :=
new (Self.Subpool) Program.Nodes.Exception_Handler_Vectors.Vector'
(Program.Nodes.Exception_Handler_Vectors.Create (Each));
begin
return Program.Elements.Exception_Handlers
.Exception_Handler_Vector_Access (Result);
end;
end Create_Exception_Handler_Vector;
------------------------------
-- Create_Expression_Vector --
------------------------------
not overriding function Create_Expression_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Expressions.Expression_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Expression_Vector_Access :=
new (Self.Subpool) Program.Nodes.Expression_Vectors.Vector'
(Program.Nodes.Expression_Vectors.Create (Each));
begin
return Program.Elements.Expressions.Expression_Vector_Access (Result);
end;
end Create_Expression_Vector;
----------------------------------------------
-- Create_Formal_Package_Association_Vector --
----------------------------------------------
not overriding function Create_Formal_Package_Association_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Formal_Package_Associations
.Formal_Package_Association_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Formal_Package_Association_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Formal_Package_Association_Vectors.Vector'
(Program.Nodes.Formal_Package_Association_Vectors.Create
(Each));
begin
return Program.Elements.Formal_Package_Associations
.Formal_Package_Association_Vector_Access (Result);
end;
end Create_Formal_Package_Association_Vector;
------------------------------
-- Create_Identifier_Vector --
------------------------------
not overriding function Create_Identifier_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Identifiers
.Identifier_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Identifier_Vector_Access :=
new (Self.Subpool) Program.Nodes.Identifier_Vectors.Vector'
(Program.Nodes.Identifier_Vectors.Create (Each));
begin
return Program.Elements.Identifiers.Identifier_Vector_Access (Result);
end;
end Create_Identifier_Vector;
-----------------------------------------
-- Create_Parameter_Association_Vector --
-----------------------------------------
not overriding function Create_Parameter_Association_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Parameter_Associations
.Parameter_Association_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Parameter_Association_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Parameter_Association_Vectors.Vector'
(Program.Nodes.Parameter_Association_Vectors.Create (Each));
begin
return Program.Elements.Parameter_Associations
.Parameter_Association_Vector_Access (Result);
end;
end Create_Parameter_Association_Vector;
-------------------------------------------
-- Create_Parameter_Specification_Vector --
-------------------------------------------
not overriding function Create_Parameter_Specification_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Parameter_Specifications
.Parameter_Specification_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Parameter_Specification_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Parameter_Specification_Vectors.Vector'
(Program.Nodes.Parameter_Specification_Vectors.Create (Each));
begin
return Program.Elements.Parameter_Specifications
.Parameter_Specification_Vector_Access (Result);
end;
end Create_Parameter_Specification_Vector;
------------------------------------------------
-- Create_Record_Component_Association_Vector --
------------------------------------------------
not overriding function Create_Record_Component_Association_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Record_Component_Associations
.Record_Component_Association_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Record_Component_Association_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Record_Component_Association_Vectors.Vector'
(Program.Nodes.Record_Component_Association_Vectors.Create
(Each));
begin
return Program.Elements.Record_Component_Associations
.Record_Component_Association_Vector_Access (Result);
end;
end Create_Record_Component_Association_Vector;
-------------------------------
-- Create_Select_Path_Vector --
-------------------------------
not overriding function Create_Select_Path_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Select_Paths.Select_Path_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Select_Path_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Select_Path_Vectors.Vector'
(Program.Nodes.Select_Path_Vectors.Create (Each));
begin
return Program.Elements.Select_Paths.Select_Path_Vector_Access
(Result);
end;
end Create_Select_Path_Vector;
---------------------------
-- Create_Variant_Vector --
---------------------------
not overriding function Create_Variant_Vector
(Self : Element_Vector_Factory;
Each : Program.Element_Vectors.Iterators.Forward_Iterator'Class)
return Program.Elements.Variants.Variant_Vector_Access
is
Cursor : constant Program.Element_Vectors.Element_Cursor := Each.First;
begin
if not Program.Element_Vectors.Has_Element (Cursor) then
return null;
end if;
declare
Result : constant Variant_Vector_Access :=
new (Self.Subpool)
Program.Nodes.Variant_Vectors.Vector'
(Program.Nodes.Variant_Vectors.Create (Each));
begin
return Program.Elements.Variants.Variant_Vector_Access (Result);
end;
end Create_Variant_Vector;
end Program.Element_Vector_Factories;
|
with ada.text_io, ada.Integer_text_IO, Ada.Text_IO.Text_Streams, Ada.Strings.Fixed, Interfaces.C;
use ada.text_io, ada.Integer_text_IO, Ada.Strings, Ada.Strings.Fixed, Interfaces.C;
procedure min4 is
type stringptr is access all char_array;
procedure PString(s : stringptr) is
begin
String'Write (Text_Streams.Stream (Current_Output), To_Ada(s.all));
end;
procedure PInt(i : in Integer) is
begin
String'Write (Text_Streams.Stream (Current_Output), Trim(Integer'Image(i), Left));
end;
function min2_0(a : in Integer; b : in Integer) return Integer is
begin
if a < b
then
return a;
else
return b;
end if;
end;
begin
PInt(min2_0(min2_0(min2_0(1, 2), 3), 4));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(1, 2), 4), 3));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(1, 3), 2), 4));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(1, 3), 4), 2));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(1, 4), 2), 3));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(1, 4), 3), 2));
PString(new char_array'( To_C("" & Character'Val(10))));
PInt(min2_0(min2_0(min2_0(2, 1), 3), 4));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(2, 1), 4), 3));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(2, 3), 1), 4));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(2, 3), 4), 1));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(2, 4), 1), 3));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(2, 4), 3), 1));
PString(new char_array'( To_C("" & Character'Val(10))));
PInt(min2_0(min2_0(min2_0(3, 1), 2), 4));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(3, 1), 4), 2));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(3, 2), 1), 4));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(3, 2), 4), 1));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(3, 4), 1), 2));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(3, 4), 2), 1));
PString(new char_array'( To_C("" & Character'Val(10))));
PInt(min2_0(min2_0(min2_0(4, 1), 2), 3));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(4, 1), 3), 2));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(4, 2), 1), 3));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(4, 2), 3), 1));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(4, 3), 1), 2));
PString(new char_array'( To_C(" ")));
PInt(min2_0(min2_0(min2_0(4, 3), 2), 1));
PString(new char_array'( To_C("" & Character'Val(10))));
end;
|
------------------------------------------------------------------------------
-- --
-- GNAT RUN-TIME LIBRARY (GNARL) COMPONENTS --
-- --
-- S Y S T E M . S T A C K _ C H E C K I N G --
-- --
-- S p e c --
-- --
-- Copyright (C) 1999-2019, Free Software Foundation, Inc. --
-- --
-- GNARL is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 3, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. --
-- --
-- As a special exception under Section 7 of GPL version 3, you are granted --
-- additional permissions described in the GCC Runtime Library Exception, --
-- version 3.1, as published by the Free Software Foundation. --
-- --
-- You should have received a copy of the GNU General Public License and --
-- a copy of the GCC Runtime Library Exception along with this program; --
-- see the files COPYING3 and COPYING.RUNTIME respectively. If not, see --
-- <http://www.gnu.org/licenses/>. --
-- --
-- GNARL was developed by the GNARL team at Florida State University. --
-- Extensive contributions were provided by Ada Core Technologies, Inc. --
-- --
------------------------------------------------------------------------------
-- This package provides a system-independent implementation of stack
-- checking using comparison with stack base and limit.
-- This package defines basic types and objects. Operations related to
-- stack checking can be found in package System.Stack_Checking.Operations.
pragma Compiler_Unit_Warning;
with System.Storage_Elements;
package System.Stack_Checking is
pragma Preelaborate;
pragma Elaborate_Body;
-- This unit has a junk null body. The reason is that historically we
-- used to have a real body, and it causes bootstrapping path problems
-- to eliminate it, since the old body may still be present in the
-- compilation environment for a build.
type Stack_Info is record
Limit : System.Address := System.Null_Address;
Base : System.Address := System.Null_Address;
Size : System.Storage_Elements.Storage_Offset := 0;
end record;
-- This record may be part of a larger data structure like the
-- task control block in the tasking case.
-- This specific layout has the advantage of being compatible with the
-- Intel x86 BOUNDS instruction.
type Stack_Access is access all Stack_Info;
-- Unique local storage associated with a specific task. This storage is
-- used for the stack base and limit, and is returned by Checked_Self.
-- Only self may write this information, it may be read by any task.
-- At no time the address range Limit .. Base (or Base .. Limit for
-- upgrowing stack) may contain any address that is part of another stack.
-- The Stack_Access may be part of a larger data structure.
Multi_Processor : constant Boolean := False; -- Not supported yet
private
Null_Stack_Info : aliased Stack_Info :=
(Limit => System.Null_Address,
Base => System.Null_Address,
Size => 0);
-- Use explicit assignment to avoid elaboration code (call to init proc)
Null_Stack : constant Stack_Access := Null_Stack_Info'Access;
-- Stack_Access value that will return a Stack_Base and Stack_Limit
-- that fail any stack check.
end System.Stack_Checking;
|
------------------------------------------------------------------------------
-- --
-- Copyright (C) 2016-2020, AdaCore --
-- --
-- Redistribution and use in source and binary forms, with or without --
-- modification, are permitted provided that the following conditions are --
-- met: --
-- 1. Redistributions of source code must retain the above copyright --
-- notice, this list of conditions and the following disclaimer. --
-- 2. Redistributions in binary form must reproduce the above copyright --
-- notice, this list of conditions and the following disclaimer in --
-- the documentation and/or other materials provided with the --
-- distribution. --
-- 3. Neither the name of the copyright holder nor the names of its --
-- contributors may be used to endorse or promote products derived --
-- from this software without specific prior written permission. --
-- --
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS --
-- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT --
-- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR --
-- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT --
-- HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT --
-- LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, --
-- DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY --
-- THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT --
-- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE --
-- OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. --
-- --
------------------------------------------------------------------------------
with NRF_SVD.GPIOTE; use NRF_SVD.GPIOTE;
with HAL; use HAL;
package body nRF.GPIO.Tasks_And_Events is
-------------
-- Disable --
-------------
procedure Disable (Chan : GPIOTE_Channel) is
begin
GPIOTE_Periph.CONFIG (Integer (Chan)).MODE := Disabled;
end Disable;
------------------
-- Enable_Event --
------------------
procedure Enable_Event
(Chan : GPIOTE_Channel;
GPIO_Pin : GPIO_Pin_Index;
Polarity : Event_Polarity)
is
CONFIG : CONFIG_Register renames GPIOTE_Periph.CONFIG (Integer (Chan));
begin
CONFIG.PSEL := UInt5 (GPIO_Pin);
CONFIG.POLARITY := (case Polarity is
when Rising_Edge => Lotohi,
when Falling_Edge => Hitolo,
when Any_Change => Toggle);
CONFIG.MODE := Event;
end Enable_Event;
-----------------
-- Enable_Task --
-----------------
procedure Enable_Task
(Chan : GPIOTE_Channel;
GPIO_Pin : GPIO_Pin_Index;
Action : Task_Action;
Initial_Value : Init_Value)
is
CONFIG : CONFIG_Register renames GPIOTE_Periph.CONFIG (Integer (Chan));
begin
CONFIG.PSEL := UInt5 (GPIO_Pin);
CONFIG.POLARITY := (case Action is
when Set_Pin => Lotohi,
when Clear_Pin => Hitolo,
when Toggle_Pin => Toggle);
CONFIG.OUTINIT := (case Initial_Value is
when Init_Set => High,
when Init_Clear => Low);
CONFIG.MODE := Task_k;
end Enable_Task;
--------------
-- Out_Task --
--------------
function Out_Task (Chan : GPIOTE_Channel) return Task_Type
is (Task_Type (GPIOTE_Periph.TASKS_OUT (Integer (Chan))'Address));
--------------
-- In_Event --
--------------
function In_Event (Chan : GPIOTE_Channel) return Event_Type
is (Event_Type (GPIOTE_Periph.EVENTS_IN (Integer (Chan))'Address));
end nRF.GPIO.Tasks_And_Events;
|
package body Debug4_Pkg is
type Vertex_To_Vertex_T is array (Vertex_Id range <>) of Vertex_Id;
function Dominator_Tree_Internal (G : T'Class) return Vertex_To_Vertex_T is
subtype V_To_V is Vertex_To_Vertex_T (0 .. G.Vertices.Last_Index);
type V_To_VIL is array
(Valid_Vertex_Id range 1 .. G.Vertices.Last_Index)
of Vertex_Index_List;
Bucket : V_To_VIL := (others => VIL.Empty_Vector);
Dom : V_To_V := (others => 0);
begin
return Dom;
end;
function Dominator_Tree (G : T'Class) return T is
Dom : constant Vertex_To_Vertex_T := Dominator_Tree_Internal (G);
DT : T := (Vertices => VL.Empty_Vector);
begin
return DT;
end;
end Debug4_Pkg;
|
-----------------------------------------------------------------------
-- Util -- Utilities
-- Copyright (C) 2009, 2010, 2011, 2012, 2013 Stephane Carrez
-- Written by Stephane Carrez (Stephane.Carrez@gmail.com)
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-----------------------------------------------------------------------
with Util.Test_Caller;
with Util.Properties.Bundles;
with Util.Properties.Basic;
with Util.Measures;
package body Util.Properties.Bundles.Tests is
use Util.Tests;
use Util.Properties.Basic;
-- Test the bundle
procedure Test_Bundle (T : in out Test) is
Props : aliased Properties.Manager; -- _Access := new Properties.Manager;
Bundle : Properties.Bundles.Manager;
V : Integer := 23;
begin
-- Create a first property (while the bundle is empty)
-- Integer_Property.Set (Props.all, "test-integer", 123);
-- Assert (Bundle.Exists ("test-integer"), "Invalid properties");
--
-- V := Integer_Property.Get (Bundle, "test-integer");
-- Assert (V = 123, "Property was not inserted");
-- Add a property set to the bundle
Bundle.Add_Bundle (Props'Unchecked_Access);
Integer_Property.Set (Props, "test-integer-second", 24);
V := Integer_Property.Get (Props, "test-integer-second");
T.Assert (V = 24, "Property was not inserted");
V := Integer_Property.Get (Bundle, "test-integer-second");
T.Assert (V = 24, "Property was not inserted");
-- Bundle.Remove ("test-integer-second");
-- Assert (Props.all.Exists ("test-integer-second") = False,
-- "The 'test-integer-second' property was not removed");
-- Assert (Bundle.Exists ("test-integer-second") = False,
-- "Property not removed from bundle");
end Test_Bundle;
procedure Test_Bundle_Loader (T : in out Test) is
Factory : Loader;
Bundle : Util.Properties.Bundles.Manager;
begin
Initialize (Factory, Util.Tests.Get_Test_Path ("regtests/bundles"));
Load_Bundle (Factory, "bundle", "fr", Bundle);
Assert_Equals (T, "Message France", String '(Bundle.Get ("message")),
"Load fr bundle failed");
Assert_Equals (T, "Default", String '(Bundle.Get ("message_default")),
"Load fr bundle failed");
Load_Bundle (Factory, "bundle", "en_GB", Bundle);
Assert_Equals (T, "GB message", String '(Bundle.Get ("message")),
"Load en_GB bundle failed");
Assert_Equals (T, "Default", String '(Bundle.Get ("message_default")),
"Load en_GB bundle failed");
end Test_Bundle_Loader;
-- Test overloading some bundle definition by having incomplete files.
procedure Test_Bundle_Overload (T : in out Test) is
Factory : Loader;
Bundle : Util.Properties.Bundles.Manager;
P1 : constant String := Util.Tests.Get_Test_Path ("regtests/bundles");
P2 : constant String := Util.Tests.Get_Test_Path ("bundles");
begin
Initialize (Factory, P1 & ";" & P2);
Load_Bundle (Factory, "dates", "fr", Bundle);
-- Overloaded by regtests/bundles/dates.properties
Assert_Equals (T, "New", String '(Bundle.Get ("util.test_variable")),
"Load fr bundle failed (not defined)");
Assert_Equals (T, "Jan", String '(Bundle.Get ("util.month1.short")),
"Load fr bundle failed (should not be overloaded)");
-- Not overloaded, value comes from bundles/dates_fr.properties
Assert_Equals (T, "Mar", String '(Bundle.Get ("util.month3.short")),
"Load fr bundle failed");
Load_Bundle (Factory, "dates", "en_GB", Bundle);
Assert_Equals (T, "Jan_Overloaded", String '(Bundle.Get ("util.month1.short")),
"Load en_GB bundle failed (should be overloaded)");
-- Not overloaded, value comes from bundles/dates_fr.properties
Assert_Equals (T, "Mar", String '(Bundle.Get ("util.month3.short")),
"Load en_GB bundle failed");
end Test_Bundle_Overload;
-- ------------------------------
-- Test bundle resolution perf.
-- ------------------------------
procedure Test_Bundle_Perf (T : in out Test) is
Factory : Loader;
Bundle : Util.Properties.Bundles.Manager;
P1 : constant String := Util.Tests.Get_Test_Path ("regtests/bundles");
P2 : constant String := Util.Tests.Get_Test_Path ("bundles");
begin
Initialize (Factory, P1 & ";" & P2);
declare
S1 : Util.Measures.Stamp;
begin
Load_Bundle (Factory, "dates", "fr", Bundle);
Util.Measures.Report (S1, "Load_Bundle (first time)");
end;
declare
S1 : Util.Measures.Stamp;
begin
Load_Bundle (Factory, "dates", "fr", Bundle);
Util.Measures.Report (S1, "Load_Bundle (second time)");
end;
declare
S1 : Util.Measures.Stamp;
begin
for I in 1 .. 1000 loop
Load_Bundle (Factory, "dates", "fr", Bundle);
end loop;
Util.Measures.Report (S1, "Load_Bundle", 1000);
end;
-- Not overloaded, value comes from bundles/dates_fr.properties
Assert_Equals (T, "Mar", String '(Bundle.Get ("util.month3.short")),
"Load fr bundle failed");
end Test_Bundle_Perf;
package Caller is new Util.Test_Caller (Test, "Properties.Bundles");
procedure Add_Tests (Suite : in Util.Tests.Access_Test_Suite) is
begin
Caller.Add_Test (Suite, "Test Util.Properties.Bundles",
Test_Bundle'Access);
Caller.Add_Test (Suite, "Test Util.Properties.Bundles.Load_Bundle",
Test_Bundle_Loader'Access);
Caller.Add_Test (Suite, "Test Util.Properties.Bundles.Load_Bundle (overloading)",
Test_Bundle_Overload'Access);
Caller.Add_Test (Suite, "Test Util.Properties.Bundles.Load_Bundle (perf)",
Test_Bundle_Perf'Access);
end Add_Tests;
end Util.Properties.Bundles.Tests;
|
-- package A_Legendre
--
-- Data structure for Associated Legendre Polynomials. Used by package
-- Clenshaw to generate the Associated Legendre functions via recurrance
-- relations.
--
-- The Norms of the functions are calculated separately from the functions.
-- That's so that calculation of the norms can be moved outside the inner
-- loop that generates the functions. Calculating the Norms may be
-- excessively expensive in time.
--
-- Function Norm is so slow it should be used to fill a table, rather
-- than called excessively.
--
-- Up to roughly order 900(?) is OK for k and m. Beyond that still more
-- tricks are needed, but the tricks vary with l and m, so I don't bother
-- with them.
--
-- If you enter k < 0, or m < 0, then Constraint_error is raised. If you
-- are using this data structure to make Spherical Harmonics, (which allow
-- m < 0), then first set m = Abs (m); the sign of m influences only the
-- Exp (i*m*Phi) part of the Spherical Harmonic.
--
-- (un-normalized) Associated Legendre (m, k): ( l = k + m )
--
-- Q_0 (m, X) = (-1)**m * Sqrt(1-X*X)**m
-- Q_1 (m, X) = X * (2*(m+1) - 1) * Q_0 (m, X) = Alpha*Q_0
-- Q_k (m, X) = X * ((2*(m+k) - 1) / k) * Q_k-1 (m, X)
-- -((k + 2*m - 1) / k) * Q_k-2 (m, X)
-- Alpha (k, m, X) = X * (2*(m+k) - 1) / k
-- Beta (k, m, X) = -(k + 2*m - 1) / k
--
-- Functions are orthogonal on the interval [-1,1] with
-- weight function W(X) = 1. Orthogonality is respect integration, not
-- summation of discrete data points. Normalizing integral:
--
-- Integral (Q_k(m, X) * Q_k(m, X) * W(X))
-- = (k+2*m)! / ((k + m + 0.5) * k! * (2m-1)!!**2)
--
-- The actual Assoc. Legendre Functions are usually defined with (2m-1)!! times
-- the Q_0 given above, but this leads to overflow, so it's put in the Norm.
-- The m values for the Assoc. Legendre Polys are always non-negative. When
-- you use Assoc. Legendre Polys to make spherical, (where m is in -l..l)
-- then use Abs(m) to make the Associated Legendre Functions.
--
-- Data structure for instantiation of Clenshaw:
--
generic
type Real is digits <>;
with function Sqrt (X : Real) return Real;
with function Exp (X : Real) return Real;
with function Log (X : Real) return Real;
type Base_Poly_ID is range <>;
-- Must include 0 in its range. This is checked???
package A_Legendre is
function X_Lower_Bound return Real; -- -1.0
function X_Upper_Bound return Real; -- +1.0
function Alpha (k : Base_Poly_ID; m : Real; X : Real) return Real;
function Beta (k : Base_Poly_ID; m : Real; X : Real) return Real;
function Q_0 (m : Real; X : Real) return Real;
function Normalization_Factor (k : Base_Poly_ID; m : Real) return Real;
-- Multiply the Q's by this to normalize.
function Normalization_Factor_0 (k : Base_Poly_ID; m : Real) return Real;
-- Alternative norm; for testing.
function Poly_Weight (X : Real) return Real;
end A_Legendre;
|
------------------------------------------------------------------------------
-- --
-- GNAT LIBRARY COMPONENTS --
-- --
-- ADA.CONTAINERS.INDEFINITE_MULTIWAY_TREES --
-- --
-- B o d y --
-- --
-- Copyright (C) 2004-2019, Free Software Foundation, Inc. --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 3, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. --
-- --
-- As a special exception under Section 7 of GPL version 3, you are granted --
-- additional permissions described in the GCC Runtime Library Exception, --
-- version 3.1, as published by the Free Software Foundation. --
-- --
-- You should have received a copy of the GNU General Public License and --
-- a copy of the GCC Runtime Library Exception along with this program; --
-- see the files COPYING3 and COPYING.RUNTIME respectively. If not, see --
-- <http://www.gnu.org/licenses/>. --
-- --
-- This unit was originally developed by Matthew J Heaney. --
------------------------------------------------------------------------------
with Ada.Unchecked_Deallocation;
with System; use type System.Address;
package body Ada.Containers.Indefinite_Multiway_Trees is
pragma Warnings (Off, "variable ""Busy*"" is not referenced");
pragma Warnings (Off, "variable ""Lock*"" is not referenced");
-- See comment in Ada.Containers.Helpers
--------------------
-- Root_Iterator --
--------------------
type Root_Iterator is abstract new Limited_Controlled and
Tree_Iterator_Interfaces.Forward_Iterator with
record
Container : Tree_Access;
Subtree : Tree_Node_Access;
end record;
overriding procedure Finalize (Object : in out Root_Iterator);
-----------------------
-- Subtree_Iterator --
-----------------------
type Subtree_Iterator is new Root_Iterator with null record;
overriding function First (Object : Subtree_Iterator) return Cursor;
overriding function Next
(Object : Subtree_Iterator;
Position : Cursor) return Cursor;
---------------------
-- Child_Iterator --
---------------------
type Child_Iterator is new Root_Iterator and
Tree_Iterator_Interfaces.Reversible_Iterator with null record;
overriding function First (Object : Child_Iterator) return Cursor;
overriding function Next
(Object : Child_Iterator;
Position : Cursor) return Cursor;
overriding function Last (Object : Child_Iterator) return Cursor;
overriding function Previous
(Object : Child_Iterator;
Position : Cursor) return Cursor;
-----------------------
-- Local Subprograms --
-----------------------
function Root_Node (Container : Tree) return Tree_Node_Access;
procedure Free_Element is
new Ada.Unchecked_Deallocation (Element_Type, Element_Access);
procedure Deallocate_Node (X : in out Tree_Node_Access);
procedure Deallocate_Children
(Subtree : Tree_Node_Access;
Count : in out Count_Type);
procedure Deallocate_Subtree
(Subtree : in out Tree_Node_Access;
Count : in out Count_Type);
function Equal_Children
(Left_Subtree, Right_Subtree : Tree_Node_Access) return Boolean;
function Equal_Subtree
(Left_Subtree, Right_Subtree : Tree_Node_Access) return Boolean;
procedure Iterate_Children
(Container : Tree_Access;
Subtree : Tree_Node_Access;
Process : not null access procedure (Position : Cursor));
procedure Iterate_Subtree
(Container : Tree_Access;
Subtree : Tree_Node_Access;
Process : not null access procedure (Position : Cursor));
procedure Copy_Children
(Source : Children_Type;
Parent : Tree_Node_Access;
Count : in out Count_Type);
procedure Copy_Subtree
(Source : Tree_Node_Access;
Parent : Tree_Node_Access;
Target : out Tree_Node_Access;
Count : in out Count_Type);
function Find_In_Children
(Subtree : Tree_Node_Access;
Item : Element_Type) return Tree_Node_Access;
function Find_In_Subtree
(Subtree : Tree_Node_Access;
Item : Element_Type) return Tree_Node_Access;
function Child_Count (Children : Children_Type) return Count_Type;
function Subtree_Node_Count
(Subtree : Tree_Node_Access) return Count_Type;
function Is_Reachable (From, To : Tree_Node_Access) return Boolean;
procedure Remove_Subtree (Subtree : Tree_Node_Access);
procedure Insert_Subtree_Node
(Subtree : Tree_Node_Access;
Parent : Tree_Node_Access;
Before : Tree_Node_Access);
procedure Insert_Subtree_List
(First : Tree_Node_Access;
Last : Tree_Node_Access;
Parent : Tree_Node_Access;
Before : Tree_Node_Access);
procedure Splice_Children
(Target_Parent : Tree_Node_Access;
Before : Tree_Node_Access;
Source_Parent : Tree_Node_Access);
---------
-- "=" --
---------
function "=" (Left, Right : Tree) return Boolean is
begin
return Equal_Children (Root_Node (Left), Root_Node (Right));
end "=";
------------
-- Adjust --
------------
procedure Adjust (Container : in out Tree) is
Source : constant Children_Type := Container.Root.Children;
Source_Count : constant Count_Type := Container.Count;
Target_Count : Count_Type;
begin
-- We first restore the target container to its default-initialized
-- state, before we attempt any allocation, to ensure that invariants
-- are preserved in the event that the allocation fails.
Container.Root.Children := Children_Type'(others => null);
Zero_Counts (Container.TC);
Container.Count := 0;
-- Copy_Children returns a count of the number of nodes that it
-- allocates, but it works by incrementing the value that is passed in.
-- We must therefore initialize the count value before calling
-- Copy_Children.
Target_Count := 0;
-- Now we attempt the allocation of subtrees. The invariants are
-- satisfied even if the allocation fails.
Copy_Children (Source, Root_Node (Container), Target_Count);
pragma Assert (Target_Count = Source_Count);
Container.Count := Source_Count;
end Adjust;
-------------------
-- Ancestor_Find --
-------------------
function Ancestor_Find
(Position : Cursor;
Item : Element_Type) return Cursor
is
R, N : Tree_Node_Access;
begin
if Checks and then Position = No_Element then
raise Constraint_Error with "Position cursor has no element";
end if;
-- Commented-out pending ARG ruling. ???
-- if Checks and then
-- Position.Container /= Container'Unrestricted_Access
-- then
-- raise Program_Error with "Position cursor not in container";
-- end if;
-- AI-0136 says to raise PE if Position equals the root node. This does
-- not seem correct, as this value is just the limiting condition of the
-- search. For now we omit this check pending a ruling from the ARG.???
-- if Checks and then Is_Root (Position) then
-- raise Program_Error with "Position cursor designates root";
-- end if;
R := Root_Node (Position.Container.all);
N := Position.Node;
while N /= R loop
if N.Element.all = Item then
return Cursor'(Position.Container, N);
end if;
N := N.Parent;
end loop;
return No_Element;
end Ancestor_Find;
------------------
-- Append_Child --
------------------
procedure Append_Child
(Container : in out Tree;
Parent : Cursor;
New_Item : Element_Type;
Count : Count_Type := 1)
is
First, Last : Tree_Node_Access;
Element : Element_Access;
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
if Checks and then Parent.Container /= Container'Unrestricted_Access then
raise Program_Error with "Parent cursor not in container";
end if;
if Count = 0 then
return;
end if;
TC_Check (Container.TC);
declare
-- The element allocator may need an accessibility check in the case
-- the actual type is class-wide or has access discriminants (see
-- RM 4.8(10.1) and AI12-0035). We don't unsuppress the check on the
-- allocator in the loop below, because the one in this block would
-- have failed already.
pragma Unsuppress (Accessibility_Check);
begin
Element := new Element_Type'(New_Item);
end;
First := new Tree_Node_Type'(Parent => Parent.Node,
Element => Element,
others => <>);
Last := First;
for J in Count_Type'(2) .. Count loop
-- Reclaim other nodes if Storage_Error. ???
Element := new Element_Type'(New_Item);
Last.Next := new Tree_Node_Type'(Parent => Parent.Node,
Prev => Last,
Element => Element,
others => <>);
Last := Last.Next;
end loop;
Insert_Subtree_List
(First => First,
Last => Last,
Parent => Parent.Node,
Before => null); -- null means "insert at end of list"
-- In order for operation Node_Count to complete in O(1) time, we cache
-- the count value. Here we increment the total count by the number of
-- nodes we just inserted.
Container.Count := Container.Count + Count;
end Append_Child;
------------
-- Assign --
------------
procedure Assign (Target : in out Tree; Source : Tree) is
Source_Count : constant Count_Type := Source.Count;
Target_Count : Count_Type;
begin
if Target'Address = Source'Address then
return;
end if;
Target.Clear; -- checks busy bit
-- Copy_Children returns the number of nodes that it allocates, but it
-- does this by incrementing the count value passed in, so we must
-- initialize the count before calling Copy_Children.
Target_Count := 0;
-- Note that Copy_Children inserts the newly-allocated children into
-- their parent list only after the allocation of all the children has
-- succeeded. This preserves invariants even if the allocation fails.
Copy_Children (Source.Root.Children, Root_Node (Target), Target_Count);
pragma Assert (Target_Count = Source_Count);
Target.Count := Source_Count;
end Assign;
-----------------
-- Child_Count --
-----------------
function Child_Count (Parent : Cursor) return Count_Type is
begin
if Parent = No_Element then
return 0;
else
return Child_Count (Parent.Node.Children);
end if;
end Child_Count;
function Child_Count (Children : Children_Type) return Count_Type is
Result : Count_Type;
Node : Tree_Node_Access;
begin
Result := 0;
Node := Children.First;
while Node /= null loop
Result := Result + 1;
Node := Node.Next;
end loop;
return Result;
end Child_Count;
-----------------
-- Child_Depth --
-----------------
function Child_Depth (Parent, Child : Cursor) return Count_Type is
Result : Count_Type;
N : Tree_Node_Access;
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
if Checks and then Child = No_Element then
raise Constraint_Error with "Child cursor has no element";
end if;
if Checks and then Parent.Container /= Child.Container then
raise Program_Error with "Parent and Child in different containers";
end if;
Result := 0;
N := Child.Node;
while N /= Parent.Node loop
Result := Result + 1;
N := N.Parent;
if Checks and then N = null then
raise Program_Error with "Parent is not ancestor of Child";
end if;
end loop;
return Result;
end Child_Depth;
-----------
-- Clear --
-----------
procedure Clear (Container : in out Tree) is
Container_Count : Count_Type;
Children_Count : Count_Type;
begin
TC_Check (Container.TC);
-- We first set the container count to 0, in order to preserve
-- invariants in case the deallocation fails. (This works because
-- Deallocate_Children immediately removes the children from their
-- parent, and then does the actual deallocation.)
Container_Count := Container.Count;
Container.Count := 0;
-- Deallocate_Children returns the number of nodes that it deallocates,
-- but it does this by incrementing the count value that is passed in,
-- so we must first initialize the count return value before calling it.
Children_Count := 0;
-- See comment above. Deallocate_Children immediately removes the
-- children list from their parent node (here, the root of the tree),
-- and only after that does it attempt the actual deallocation. So even
-- if the deallocation fails, the representation invariants
Deallocate_Children (Root_Node (Container), Children_Count);
pragma Assert (Children_Count = Container_Count);
end Clear;
------------------------
-- Constant_Reference --
------------------------
function Constant_Reference
(Container : aliased Tree;
Position : Cursor) return Constant_Reference_Type
is
begin
if Checks and then Position.Container = null then
raise Constraint_Error with
"Position cursor has no element";
end if;
if Checks and then Position.Container /= Container'Unrestricted_Access
then
raise Program_Error with
"Position cursor designates wrong container";
end if;
if Checks and then Position.Node = Root_Node (Container) then
raise Program_Error with "Position cursor designates root";
end if;
if Checks and then Position.Node.Element = null then
raise Program_Error with "Node has no element";
end if;
-- Implement Vet for multiway tree???
-- pragma Assert (Vet (Position),
-- "Position cursor in Constant_Reference is bad");
declare
TC : constant Tamper_Counts_Access :=
Container.TC'Unrestricted_Access;
begin
return R : constant Constant_Reference_Type :=
(Element => Position.Node.Element.all'Access,
Control => (Controlled with TC))
do
Lock (TC.all);
end return;
end;
end Constant_Reference;
--------------
-- Contains --
--------------
function Contains
(Container : Tree;
Item : Element_Type) return Boolean
is
begin
return Find (Container, Item) /= No_Element;
end Contains;
----------
-- Copy --
----------
function Copy (Source : Tree) return Tree is
begin
return Target : Tree do
Copy_Children
(Source => Source.Root.Children,
Parent => Root_Node (Target),
Count => Target.Count);
pragma Assert (Target.Count = Source.Count);
end return;
end Copy;
-------------------
-- Copy_Children --
-------------------
procedure Copy_Children
(Source : Children_Type;
Parent : Tree_Node_Access;
Count : in out Count_Type)
is
pragma Assert (Parent /= null);
pragma Assert (Parent.Children.First = null);
pragma Assert (Parent.Children.Last = null);
CC : Children_Type;
C : Tree_Node_Access;
begin
-- We special-case the first allocation, in order to establish the
-- representation invariants for type Children_Type.
C := Source.First;
if C = null then
return;
end if;
Copy_Subtree
(Source => C,
Parent => Parent,
Target => CC.First,
Count => Count);
CC.Last := CC.First;
-- The representation invariants for the Children_Type list have been
-- established, so we can now copy the remaining children of Source.
C := C.Next;
while C /= null loop
Copy_Subtree
(Source => C,
Parent => Parent,
Target => CC.Last.Next,
Count => Count);
CC.Last.Next.Prev := CC.Last;
CC.Last := CC.Last.Next;
C := C.Next;
end loop;
-- We add the newly-allocated children to their parent list only after
-- the allocation has succeeded, in order to preserve invariants of the
-- parent.
Parent.Children := CC;
end Copy_Children;
------------------
-- Copy_Subtree --
------------------
procedure Copy_Subtree
(Target : in out Tree;
Parent : Cursor;
Before : Cursor;
Source : Cursor)
is
Target_Subtree : Tree_Node_Access;
Target_Count : Count_Type;
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
if Checks and then Parent.Container /= Target'Unrestricted_Access then
raise Program_Error with "Parent cursor not in container";
end if;
if Before /= No_Element then
if Checks and then Before.Container /= Target'Unrestricted_Access then
raise Program_Error with "Before cursor not in container";
end if;
if Checks and then Before.Node.Parent /= Parent.Node then
raise Constraint_Error with "Before cursor not child of Parent";
end if;
end if;
if Source = No_Element then
return;
end if;
if Checks and then Is_Root (Source) then
raise Constraint_Error with "Source cursor designates root";
end if;
-- Copy_Subtree returns a count of the number of nodes that it
-- allocates, but it works by incrementing the value that is passed in.
-- We must therefore initialize the count value before calling
-- Copy_Subtree.
Target_Count := 0;
Copy_Subtree
(Source => Source.Node,
Parent => Parent.Node,
Target => Target_Subtree,
Count => Target_Count);
pragma Assert (Target_Subtree /= null);
pragma Assert (Target_Subtree.Parent = Parent.Node);
pragma Assert (Target_Count >= 1);
Insert_Subtree_Node
(Subtree => Target_Subtree,
Parent => Parent.Node,
Before => Before.Node);
-- In order for operation Node_Count to complete in O(1) time, we cache
-- the count value. Here we increment the total count by the number of
-- nodes we just inserted.
Target.Count := Target.Count + Target_Count;
end Copy_Subtree;
procedure Copy_Subtree
(Source : Tree_Node_Access;
Parent : Tree_Node_Access;
Target : out Tree_Node_Access;
Count : in out Count_Type)
is
E : constant Element_Access := new Element_Type'(Source.Element.all);
begin
Target := new Tree_Node_Type'(Element => E,
Parent => Parent,
others => <>);
Count := Count + 1;
Copy_Children
(Source => Source.Children,
Parent => Target,
Count => Count);
end Copy_Subtree;
-------------------------
-- Deallocate_Children --
-------------------------
procedure Deallocate_Children
(Subtree : Tree_Node_Access;
Count : in out Count_Type)
is
pragma Assert (Subtree /= null);
CC : Children_Type := Subtree.Children;
C : Tree_Node_Access;
begin
-- We immediately remove the children from their parent, in order to
-- preserve invariants in case the deallocation fails.
Subtree.Children := Children_Type'(others => null);
while CC.First /= null loop
C := CC.First;
CC.First := C.Next;
Deallocate_Subtree (C, Count);
end loop;
end Deallocate_Children;
---------------------
-- Deallocate_Node --
---------------------
procedure Deallocate_Node (X : in out Tree_Node_Access) is
procedure Free_Node is
new Ada.Unchecked_Deallocation (Tree_Node_Type, Tree_Node_Access);
-- Start of processing for Deallocate_Node
begin
if X /= null then
Free_Element (X.Element);
Free_Node (X);
end if;
end Deallocate_Node;
------------------------
-- Deallocate_Subtree --
------------------------
procedure Deallocate_Subtree
(Subtree : in out Tree_Node_Access;
Count : in out Count_Type)
is
begin
Deallocate_Children (Subtree, Count);
Deallocate_Node (Subtree);
Count := Count + 1;
end Deallocate_Subtree;
---------------------
-- Delete_Children --
---------------------
procedure Delete_Children
(Container : in out Tree;
Parent : Cursor)
is
Count : Count_Type;
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
if Checks and then Parent.Container /= Container'Unrestricted_Access then
raise Program_Error with "Parent cursor not in container";
end if;
TC_Check (Container.TC);
-- Deallocate_Children returns a count of the number of nodes
-- that it deallocates, but it works by incrementing the
-- value that is passed in. We must therefore initialize
-- the count value before calling Deallocate_Children.
Count := 0;
Deallocate_Children (Parent.Node, Count);
pragma Assert (Count <= Container.Count);
Container.Count := Container.Count - Count;
end Delete_Children;
-----------------
-- Delete_Leaf --
-----------------
procedure Delete_Leaf
(Container : in out Tree;
Position : in out Cursor)
is
X : Tree_Node_Access;
begin
if Checks and then Position = No_Element then
raise Constraint_Error with "Position cursor has no element";
end if;
if Checks and then Position.Container /= Container'Unrestricted_Access
then
raise Program_Error with "Position cursor not in container";
end if;
if Checks and then Is_Root (Position) then
raise Program_Error with "Position cursor designates root";
end if;
if Checks and then not Is_Leaf (Position) then
raise Constraint_Error with "Position cursor does not designate leaf";
end if;
TC_Check (Container.TC);
X := Position.Node;
Position := No_Element;
-- Restore represention invariants before attempting the actual
-- deallocation.
Remove_Subtree (X);
Container.Count := Container.Count - 1;
-- It is now safe to attempt the deallocation. This leaf node has been
-- disassociated from the tree, so even if the deallocation fails,
-- representation invariants will remain satisfied.
Deallocate_Node (X);
end Delete_Leaf;
--------------------
-- Delete_Subtree --
--------------------
procedure Delete_Subtree
(Container : in out Tree;
Position : in out Cursor)
is
X : Tree_Node_Access;
Count : Count_Type;
begin
if Checks and then Position = No_Element then
raise Constraint_Error with "Position cursor has no element";
end if;
if Checks and then Position.Container /= Container'Unrestricted_Access
then
raise Program_Error with "Position cursor not in container";
end if;
if Checks and then Is_Root (Position) then
raise Program_Error with "Position cursor designates root";
end if;
TC_Check (Container.TC);
X := Position.Node;
Position := No_Element;
-- Here is one case where a deallocation failure can result in the
-- violation of a representation invariant. We disassociate the subtree
-- from the tree now, but we only decrement the total node count after
-- we attempt the deallocation. However, if the deallocation fails, the
-- total node count will not get decremented.
-- One way around this dilemma is to count the nodes in the subtree
-- before attempt to delete the subtree, but that is an O(n) operation,
-- so it does not seem worth it.
-- Perhaps this is much ado about nothing, since the only way
-- deallocation can fail is if Controlled Finalization fails: this
-- propagates Program_Error so all bets are off anyway. ???
Remove_Subtree (X);
-- Deallocate_Subtree returns a count of the number of nodes that it
-- deallocates, but it works by incrementing the value that is passed
-- in. We must therefore initialize the count value before calling
-- Deallocate_Subtree.
Count := 0;
Deallocate_Subtree (X, Count);
pragma Assert (Count <= Container.Count);
-- See comments above. We would prefer to do this sooner, but there's no
-- way to satisfy that goal without an potentially severe execution
-- penalty.
Container.Count := Container.Count - Count;
end Delete_Subtree;
-----------
-- Depth --
-----------
function Depth (Position : Cursor) return Count_Type is
Result : Count_Type;
N : Tree_Node_Access;
begin
Result := 0;
N := Position.Node;
while N /= null loop
N := N.Parent;
Result := Result + 1;
end loop;
return Result;
end Depth;
-------------
-- Element --
-------------
function Element (Position : Cursor) return Element_Type is
begin
if Checks and then Position.Container = null then
raise Constraint_Error with "Position cursor has no element";
end if;
if Checks and then Position.Node = Root_Node (Position.Container.all)
then
raise Program_Error with "Position cursor designates root";
end if;
return Position.Node.Element.all;
end Element;
--------------------
-- Equal_Children --
--------------------
function Equal_Children
(Left_Subtree : Tree_Node_Access;
Right_Subtree : Tree_Node_Access) return Boolean
is
Left_Children : Children_Type renames Left_Subtree.Children;
Right_Children : Children_Type renames Right_Subtree.Children;
L, R : Tree_Node_Access;
begin
if Child_Count (Left_Children) /= Child_Count (Right_Children) then
return False;
end if;
L := Left_Children.First;
R := Right_Children.First;
while L /= null loop
if not Equal_Subtree (L, R) then
return False;
end if;
L := L.Next;
R := R.Next;
end loop;
return True;
end Equal_Children;
-------------------
-- Equal_Subtree --
-------------------
function Equal_Subtree
(Left_Position : Cursor;
Right_Position : Cursor) return Boolean
is
begin
if Checks and then Left_Position = No_Element then
raise Constraint_Error with "Left cursor has no element";
end if;
if Checks and then Right_Position = No_Element then
raise Constraint_Error with "Right cursor has no element";
end if;
if Left_Position = Right_Position then
return True;
end if;
if Is_Root (Left_Position) then
if not Is_Root (Right_Position) then
return False;
end if;
return Equal_Children (Left_Position.Node, Right_Position.Node);
end if;
if Is_Root (Right_Position) then
return False;
end if;
return Equal_Subtree (Left_Position.Node, Right_Position.Node);
end Equal_Subtree;
function Equal_Subtree
(Left_Subtree : Tree_Node_Access;
Right_Subtree : Tree_Node_Access) return Boolean
is
begin
if Left_Subtree.Element.all /= Right_Subtree.Element.all then
return False;
end if;
return Equal_Children (Left_Subtree, Right_Subtree);
end Equal_Subtree;
--------------
-- Finalize --
--------------
procedure Finalize (Object : in out Root_Iterator) is
begin
Unbusy (Object.Container.TC);
end Finalize;
----------
-- Find --
----------
function Find
(Container : Tree;
Item : Element_Type) return Cursor
is
N : constant Tree_Node_Access :=
Find_In_Children (Root_Node (Container), Item);
begin
if N = null then
return No_Element;
end if;
return Cursor'(Container'Unrestricted_Access, N);
end Find;
-----------
-- First --
-----------
overriding function First (Object : Subtree_Iterator) return Cursor is
begin
if Object.Subtree = Root_Node (Object.Container.all) then
return First_Child (Root (Object.Container.all));
else
return Cursor'(Object.Container, Object.Subtree);
end if;
end First;
overriding function First (Object : Child_Iterator) return Cursor is
begin
return First_Child (Cursor'(Object.Container, Object.Subtree));
end First;
-----------------
-- First_Child --
-----------------
function First_Child (Parent : Cursor) return Cursor is
Node : Tree_Node_Access;
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
Node := Parent.Node.Children.First;
if Node = null then
return No_Element;
end if;
return Cursor'(Parent.Container, Node);
end First_Child;
-------------------------
-- First_Child_Element --
-------------------------
function First_Child_Element (Parent : Cursor) return Element_Type is
begin
return Element (First_Child (Parent));
end First_Child_Element;
----------------------
-- Find_In_Children --
----------------------
function Find_In_Children
(Subtree : Tree_Node_Access;
Item : Element_Type) return Tree_Node_Access
is
N, Result : Tree_Node_Access;
begin
N := Subtree.Children.First;
while N /= null loop
Result := Find_In_Subtree (N, Item);
if Result /= null then
return Result;
end if;
N := N.Next;
end loop;
return null;
end Find_In_Children;
---------------------
-- Find_In_Subtree --
---------------------
function Find_In_Subtree
(Position : Cursor;
Item : Element_Type) return Cursor
is
Result : Tree_Node_Access;
begin
if Checks and then Position = No_Element then
raise Constraint_Error with "Position cursor has no element";
end if;
-- Commented-out pending ruling from ARG. ???
-- if Checks and then
-- Position.Container /= Container'Unrestricted_Access
-- then
-- raise Program_Error with "Position cursor not in container";
-- end if;
if Is_Root (Position) then
Result := Find_In_Children (Position.Node, Item);
else
Result := Find_In_Subtree (Position.Node, Item);
end if;
if Result = null then
return No_Element;
end if;
return Cursor'(Position.Container, Result);
end Find_In_Subtree;
function Find_In_Subtree
(Subtree : Tree_Node_Access;
Item : Element_Type) return Tree_Node_Access
is
begin
if Subtree.Element.all = Item then
return Subtree;
end if;
return Find_In_Children (Subtree, Item);
end Find_In_Subtree;
------------------------
-- Get_Element_Access --
------------------------
function Get_Element_Access
(Position : Cursor) return not null Element_Access is
begin
return Position.Node.Element;
end Get_Element_Access;
-----------------
-- Has_Element --
-----------------
function Has_Element (Position : Cursor) return Boolean is
begin
if Position = No_Element then
return False;
end if;
return Position.Node.Parent /= null;
end Has_Element;
------------------
-- Insert_Child --
------------------
procedure Insert_Child
(Container : in out Tree;
Parent : Cursor;
Before : Cursor;
New_Item : Element_Type;
Count : Count_Type := 1)
is
Position : Cursor;
pragma Unreferenced (Position);
begin
Insert_Child (Container, Parent, Before, New_Item, Position, Count);
end Insert_Child;
procedure Insert_Child
(Container : in out Tree;
Parent : Cursor;
Before : Cursor;
New_Item : Element_Type;
Position : out Cursor;
Count : Count_Type := 1)
is
First : Tree_Node_Access;
Last : Tree_Node_Access;
Element : Element_Access;
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
if Checks and then Parent.Container /= Container'Unrestricted_Access then
raise Program_Error with "Parent cursor not in container";
end if;
if Before /= No_Element then
if Checks and then Before.Container /= Container'Unrestricted_Access
then
raise Program_Error with "Before cursor not in container";
end if;
if Checks and then Before.Node.Parent /= Parent.Node then
raise Constraint_Error with "Parent cursor not parent of Before";
end if;
end if;
if Count = 0 then
Position := No_Element; -- Need ruling from ARG ???
return;
end if;
TC_Check (Container.TC);
declare
-- The element allocator may need an accessibility check in the case
-- the actual type is class-wide or has access discriminants (see
-- RM 4.8(10.1) and AI12-0035). We don't unsuppress the check on the
-- allocator in the loop below, because the one in this block would
-- have failed already.
pragma Unsuppress (Accessibility_Check);
begin
Element := new Element_Type'(New_Item);
end;
First := new Tree_Node_Type'(Parent => Parent.Node,
Element => Element,
others => <>);
Last := First;
for J in Count_Type'(2) .. Count loop
-- Reclaim other nodes if Storage_Error. ???
Element := new Element_Type'(New_Item);
Last.Next := new Tree_Node_Type'(Parent => Parent.Node,
Prev => Last,
Element => Element,
others => <>);
Last := Last.Next;
end loop;
Insert_Subtree_List
(First => First,
Last => Last,
Parent => Parent.Node,
Before => Before.Node);
-- In order for operation Node_Count to complete in O(1) time, we cache
-- the count value. Here we increment the total count by the number of
-- nodes we just inserted.
Container.Count := Container.Count + Count;
Position := Cursor'(Parent.Container, First);
end Insert_Child;
-------------------------
-- Insert_Subtree_List --
-------------------------
procedure Insert_Subtree_List
(First : Tree_Node_Access;
Last : Tree_Node_Access;
Parent : Tree_Node_Access;
Before : Tree_Node_Access)
is
pragma Assert (Parent /= null);
C : Children_Type renames Parent.Children;
begin
-- This is a simple utility operation to insert a list of nodes (from
-- First..Last) as children of Parent. The Before node specifies where
-- the new children should be inserted relative to the existing
-- children.
if First = null then
pragma Assert (Last = null);
return;
end if;
pragma Assert (Last /= null);
pragma Assert (Before = null or else Before.Parent = Parent);
if C.First = null then
C.First := First;
C.First.Prev := null;
C.Last := Last;
C.Last.Next := null;
elsif Before = null then -- means "insert after existing nodes"
C.Last.Next := First;
First.Prev := C.Last;
C.Last := Last;
C.Last.Next := null;
elsif Before = C.First then
Last.Next := C.First;
C.First.Prev := Last;
C.First := First;
C.First.Prev := null;
else
Before.Prev.Next := First;
First.Prev := Before.Prev;
Last.Next := Before;
Before.Prev := Last;
end if;
end Insert_Subtree_List;
-------------------------
-- Insert_Subtree_Node --
-------------------------
procedure Insert_Subtree_Node
(Subtree : Tree_Node_Access;
Parent : Tree_Node_Access;
Before : Tree_Node_Access)
is
begin
-- This is a simple wrapper operation to insert a single child into the
-- Parent's children list.
Insert_Subtree_List
(First => Subtree,
Last => Subtree,
Parent => Parent,
Before => Before);
end Insert_Subtree_Node;
--------------
-- Is_Empty --
--------------
function Is_Empty (Container : Tree) return Boolean is
begin
return Container.Root.Children.First = null;
end Is_Empty;
-------------
-- Is_Leaf --
-------------
function Is_Leaf (Position : Cursor) return Boolean is
begin
if Position = No_Element then
return False;
end if;
return Position.Node.Children.First = null;
end Is_Leaf;
------------------
-- Is_Reachable --
------------------
function Is_Reachable (From, To : Tree_Node_Access) return Boolean is
pragma Assert (From /= null);
pragma Assert (To /= null);
N : Tree_Node_Access;
begin
N := From;
while N /= null loop
if N = To then
return True;
end if;
N := N.Parent;
end loop;
return False;
end Is_Reachable;
-------------
-- Is_Root --
-------------
function Is_Root (Position : Cursor) return Boolean is
begin
if Position.Container = null then
return False;
end if;
return Position = Root (Position.Container.all);
end Is_Root;
-------------
-- Iterate --
-------------
procedure Iterate
(Container : Tree;
Process : not null access procedure (Position : Cursor))
is
Busy : With_Busy (Container.TC'Unrestricted_Access);
begin
Iterate_Children
(Container => Container'Unrestricted_Access,
Subtree => Root_Node (Container),
Process => Process);
end Iterate;
function Iterate (Container : Tree)
return Tree_Iterator_Interfaces.Forward_Iterator'Class
is
begin
return Iterate_Subtree (Root (Container));
end Iterate;
----------------------
-- Iterate_Children --
----------------------
procedure Iterate_Children
(Parent : Cursor;
Process : not null access procedure (Position : Cursor))
is
C : Tree_Node_Access;
Busy : With_Busy (Parent.Container.TC'Unrestricted_Access);
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
C := Parent.Node.Children.First;
while C /= null loop
Process (Position => Cursor'(Parent.Container, Node => C));
C := C.Next;
end loop;
end Iterate_Children;
procedure Iterate_Children
(Container : Tree_Access;
Subtree : Tree_Node_Access;
Process : not null access procedure (Position : Cursor))
is
Node : Tree_Node_Access;
begin
-- This is a helper function to recursively iterate over all the nodes
-- in a subtree, in depth-first fashion. This particular helper just
-- visits the children of this subtree, not the root of the subtree node
-- itself. This is useful when starting from the ultimate root of the
-- entire tree (see Iterate), as that root does not have an element.
Node := Subtree.Children.First;
while Node /= null loop
Iterate_Subtree (Container, Node, Process);
Node := Node.Next;
end loop;
end Iterate_Children;
function Iterate_Children
(Container : Tree;
Parent : Cursor)
return Tree_Iterator_Interfaces.Reversible_Iterator'Class
is
C : constant Tree_Access := Container'Unrestricted_Access;
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
if Checks and then Parent.Container /= C then
raise Program_Error with "Parent cursor not in container";
end if;
return It : constant Child_Iterator :=
Child_Iterator'(Limited_Controlled with
Container => C,
Subtree => Parent.Node)
do
Busy (C.TC);
end return;
end Iterate_Children;
---------------------
-- Iterate_Subtree --
---------------------
function Iterate_Subtree
(Position : Cursor)
return Tree_Iterator_Interfaces.Forward_Iterator'Class
is
C : constant Tree_Access := Position.Container;
begin
if Checks and then Position = No_Element then
raise Constraint_Error with "Position cursor has no element";
end if;
-- Implement Vet for multiway trees???
-- pragma Assert (Vet (Position), "bad subtree cursor");
return It : constant Subtree_Iterator :=
(Limited_Controlled with
Container => Position.Container,
Subtree => Position.Node)
do
Busy (C.TC);
end return;
end Iterate_Subtree;
procedure Iterate_Subtree
(Position : Cursor;
Process : not null access procedure (Position : Cursor))
is
Busy : With_Busy (Position.Container.TC'Unrestricted_Access);
begin
if Checks and then Position = No_Element then
raise Constraint_Error with "Position cursor has no element";
end if;
if Is_Root (Position) then
Iterate_Children (Position.Container, Position.Node, Process);
else
Iterate_Subtree (Position.Container, Position.Node, Process);
end if;
end Iterate_Subtree;
procedure Iterate_Subtree
(Container : Tree_Access;
Subtree : Tree_Node_Access;
Process : not null access procedure (Position : Cursor))
is
begin
-- This is a helper function to recursively iterate over all the nodes
-- in a subtree, in depth-first fashion. It first visits the root of the
-- subtree, then visits its children.
Process (Cursor'(Container, Subtree));
Iterate_Children (Container, Subtree, Process);
end Iterate_Subtree;
----------
-- Last --
----------
overriding function Last (Object : Child_Iterator) return Cursor is
begin
return Last_Child (Cursor'(Object.Container, Object.Subtree));
end Last;
----------------
-- Last_Child --
----------------
function Last_Child (Parent : Cursor) return Cursor is
Node : Tree_Node_Access;
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
Node := Parent.Node.Children.Last;
if Node = null then
return No_Element;
end if;
return (Parent.Container, Node);
end Last_Child;
------------------------
-- Last_Child_Element --
------------------------
function Last_Child_Element (Parent : Cursor) return Element_Type is
begin
return Element (Last_Child (Parent));
end Last_Child_Element;
----------
-- Move --
----------
procedure Move (Target : in out Tree; Source : in out Tree) is
Node : Tree_Node_Access;
begin
if Target'Address = Source'Address then
return;
end if;
TC_Check (Source.TC);
Target.Clear; -- checks busy bit
Target.Root.Children := Source.Root.Children;
Source.Root.Children := Children_Type'(others => null);
Node := Target.Root.Children.First;
while Node /= null loop
Node.Parent := Root_Node (Target);
Node := Node.Next;
end loop;
Target.Count := Source.Count;
Source.Count := 0;
end Move;
----------
-- Next --
----------
function Next
(Object : Subtree_Iterator;
Position : Cursor) return Cursor
is
Node : Tree_Node_Access;
begin
if Position.Container = null then
return No_Element;
end if;
if Checks and then Position.Container /= Object.Container then
raise Program_Error with
"Position cursor of Next designates wrong tree";
end if;
Node := Position.Node;
if Node.Children.First /= null then
return Cursor'(Object.Container, Node.Children.First);
end if;
while Node /= Object.Subtree loop
if Node.Next /= null then
return Cursor'(Object.Container, Node.Next);
end if;
Node := Node.Parent;
end loop;
return No_Element;
end Next;
function Next
(Object : Child_Iterator;
Position : Cursor) return Cursor
is
begin
if Position.Container = null then
return No_Element;
end if;
if Checks and then Position.Container /= Object.Container then
raise Program_Error with
"Position cursor of Next designates wrong tree";
end if;
return Next_Sibling (Position);
end Next;
------------------
-- Next_Sibling --
------------------
function Next_Sibling (Position : Cursor) return Cursor is
begin
if Position = No_Element then
return No_Element;
end if;
if Position.Node.Next = null then
return No_Element;
end if;
return Cursor'(Position.Container, Position.Node.Next);
end Next_Sibling;
procedure Next_Sibling (Position : in out Cursor) is
begin
Position := Next_Sibling (Position);
end Next_Sibling;
----------------
-- Node_Count --
----------------
function Node_Count (Container : Tree) return Count_Type is
begin
-- Container.Count is the number of nodes we have actually allocated. We
-- cache the value specifically so this Node_Count operation can execute
-- in O(1) time, which makes it behave similarly to how the Length
-- selector function behaves for other containers.
--
-- The cached node count value only describes the nodes we have
-- allocated; the root node itself is not included in that count. The
-- Node_Count operation returns a value that includes the root node
-- (because the RM says so), so we must add 1 to our cached value.
return 1 + Container.Count;
end Node_Count;
------------
-- Parent --
------------
function Parent (Position : Cursor) return Cursor is
begin
if Position = No_Element then
return No_Element;
end if;
if Position.Node.Parent = null then
return No_Element;
end if;
return Cursor'(Position.Container, Position.Node.Parent);
end Parent;
-------------------
-- Prepend_Child --
-------------------
procedure Prepend_Child
(Container : in out Tree;
Parent : Cursor;
New_Item : Element_Type;
Count : Count_Type := 1)
is
First, Last : Tree_Node_Access;
Element : Element_Access;
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
if Checks and then Parent.Container /= Container'Unrestricted_Access then
raise Program_Error with "Parent cursor not in container";
end if;
if Count = 0 then
return;
end if;
TC_Check (Container.TC);
declare
-- The element allocator may need an accessibility check in the case
-- the actual type is class-wide or has access discriminants (see
-- RM 4.8(10.1) and AI12-0035). We don't unsuppress the check on the
-- allocator in the loop below, because the one in this block would
-- have failed already.
pragma Unsuppress (Accessibility_Check);
begin
Element := new Element_Type'(New_Item);
end;
First := new Tree_Node_Type'(Parent => Parent.Node,
Element => Element,
others => <>);
Last := First;
for J in Count_Type'(2) .. Count loop
-- Reclaim other nodes if Storage_Error. ???
Element := new Element_Type'(New_Item);
Last.Next := new Tree_Node_Type'(Parent => Parent.Node,
Prev => Last,
Element => Element,
others => <>);
Last := Last.Next;
end loop;
Insert_Subtree_List
(First => First,
Last => Last,
Parent => Parent.Node,
Before => Parent.Node.Children.First);
-- In order for operation Node_Count to complete in O(1) time, we cache
-- the count value. Here we increment the total count by the number of
-- nodes we just inserted.
Container.Count := Container.Count + Count;
end Prepend_Child;
--------------
-- Previous --
--------------
overriding function Previous
(Object : Child_Iterator;
Position : Cursor) return Cursor
is
begin
if Position.Container = null then
return No_Element;
end if;
if Checks and then Position.Container /= Object.Container then
raise Program_Error with
"Position cursor of Previous designates wrong tree";
end if;
return Previous_Sibling (Position);
end Previous;
----------------------
-- Previous_Sibling --
----------------------
function Previous_Sibling (Position : Cursor) return Cursor is
begin
if Position = No_Element then
return No_Element;
end if;
if Position.Node.Prev = null then
return No_Element;
end if;
return Cursor'(Position.Container, Position.Node.Prev);
end Previous_Sibling;
procedure Previous_Sibling (Position : in out Cursor) is
begin
Position := Previous_Sibling (Position);
end Previous_Sibling;
----------------------
-- Pseudo_Reference --
----------------------
function Pseudo_Reference
(Container : aliased Tree'Class) return Reference_Control_Type
is
TC : constant Tamper_Counts_Access := Container.TC'Unrestricted_Access;
begin
return R : constant Reference_Control_Type := (Controlled with TC) do
Lock (TC.all);
end return;
end Pseudo_Reference;
-------------------
-- Query_Element --
-------------------
procedure Query_Element
(Position : Cursor;
Process : not null access procedure (Element : Element_Type))
is
T : Tree renames Position.Container.all'Unrestricted_Access.all;
Lock : With_Lock (T.TC'Unrestricted_Access);
begin
if Checks and then Position = No_Element then
raise Constraint_Error with "Position cursor has no element";
end if;
if Checks and then Is_Root (Position) then
raise Program_Error with "Position cursor designates root";
end if;
Process (Position.Node.Element.all);
end Query_Element;
----------
-- Read --
----------
procedure Read
(Stream : not null access Root_Stream_Type'Class;
Container : out Tree)
is
procedure Read_Children (Subtree : Tree_Node_Access);
function Read_Subtree
(Parent : Tree_Node_Access) return Tree_Node_Access;
Total_Count : Count_Type'Base;
-- Value read from the stream that says how many elements follow
Read_Count : Count_Type'Base;
-- Actual number of elements read from the stream
-------------------
-- Read_Children --
-------------------
procedure Read_Children (Subtree : Tree_Node_Access) is
pragma Assert (Subtree /= null);
pragma Assert (Subtree.Children.First = null);
pragma Assert (Subtree.Children.Last = null);
Count : Count_Type'Base;
-- Number of child subtrees
C : Children_Type;
begin
Count_Type'Read (Stream, Count);
if Checks and then Count < 0 then
raise Program_Error with "attempt to read from corrupt stream";
end if;
if Count = 0 then
return;
end if;
C.First := Read_Subtree (Parent => Subtree);
C.Last := C.First;
for J in Count_Type'(2) .. Count loop
C.Last.Next := Read_Subtree (Parent => Subtree);
C.Last.Next.Prev := C.Last;
C.Last := C.Last.Next;
end loop;
-- Now that the allocation and reads have completed successfully, it
-- is safe to link the children to their parent.
Subtree.Children := C;
end Read_Children;
------------------
-- Read_Subtree --
------------------
function Read_Subtree
(Parent : Tree_Node_Access) return Tree_Node_Access
is
Element : constant Element_Access :=
new Element_Type'(Element_Type'Input (Stream));
Subtree : constant Tree_Node_Access :=
new Tree_Node_Type'
(Parent => Parent, Element => Element, others => <>);
begin
Read_Count := Read_Count + 1;
Read_Children (Subtree);
return Subtree;
end Read_Subtree;
-- Start of processing for Read
begin
Container.Clear; -- checks busy bit
Count_Type'Read (Stream, Total_Count);
if Checks and then Total_Count < 0 then
raise Program_Error with "attempt to read from corrupt stream";
end if;
if Total_Count = 0 then
return;
end if;
Read_Count := 0;
Read_Children (Root_Node (Container));
if Checks and then Read_Count /= Total_Count then
raise Program_Error with "attempt to read from corrupt stream";
end if;
Container.Count := Total_Count;
end Read;
procedure Read
(Stream : not null access Root_Stream_Type'Class;
Position : out Cursor)
is
begin
raise Program_Error with "attempt to read tree cursor from stream";
end Read;
procedure Read
(Stream : not null access Root_Stream_Type'Class;
Item : out Reference_Type)
is
begin
raise Program_Error with "attempt to stream reference";
end Read;
procedure Read
(Stream : not null access Root_Stream_Type'Class;
Item : out Constant_Reference_Type)
is
begin
raise Program_Error with "attempt to stream reference";
end Read;
---------------
-- Reference --
---------------
function Reference
(Container : aliased in out Tree;
Position : Cursor) return Reference_Type
is
begin
if Checks and then Position.Container = null then
raise Constraint_Error with
"Position cursor has no element";
end if;
if Checks and then Position.Container /= Container'Unrestricted_Access
then
raise Program_Error with
"Position cursor designates wrong container";
end if;
if Checks and then Position.Node = Root_Node (Container) then
raise Program_Error with "Position cursor designates root";
end if;
if Checks and then Position.Node.Element = null then
raise Program_Error with "Node has no element";
end if;
-- Implement Vet for multiway tree???
-- pragma Assert (Vet (Position),
-- "Position cursor in Constant_Reference is bad");
declare
TC : constant Tamper_Counts_Access :=
Container.TC'Unrestricted_Access;
begin
return R : constant Reference_Type :=
(Element => Position.Node.Element.all'Access,
Control => (Controlled with TC))
do
Lock (TC.all);
end return;
end;
end Reference;
--------------------
-- Remove_Subtree --
--------------------
procedure Remove_Subtree (Subtree : Tree_Node_Access) is
C : Children_Type renames Subtree.Parent.Children;
begin
-- This is a utility operation to remove a subtree node from its
-- parent's list of children.
if C.First = Subtree then
pragma Assert (Subtree.Prev = null);
if C.Last = Subtree then
pragma Assert (Subtree.Next = null);
C.First := null;
C.Last := null;
else
C.First := Subtree.Next;
C.First.Prev := null;
end if;
elsif C.Last = Subtree then
pragma Assert (Subtree.Next = null);
C.Last := Subtree.Prev;
C.Last.Next := null;
else
Subtree.Prev.Next := Subtree.Next;
Subtree.Next.Prev := Subtree.Prev;
end if;
end Remove_Subtree;
----------------------
-- Replace_Element --
----------------------
procedure Replace_Element
(Container : in out Tree;
Position : Cursor;
New_Item : Element_Type)
is
E, X : Element_Access;
begin
if Checks and then Position = No_Element then
raise Constraint_Error with "Position cursor has no element";
end if;
if Checks and then Position.Container /= Container'Unrestricted_Access
then
raise Program_Error with "Position cursor not in container";
end if;
if Checks and then Is_Root (Position) then
raise Program_Error with "Position cursor designates root";
end if;
TE_Check (Container.TC);
declare
-- The element allocator may need an accessibility check in the case
-- the actual type is class-wide or has access discriminants (see
-- RM 4.8(10.1) and AI12-0035).
pragma Unsuppress (Accessibility_Check);
begin
E := new Element_Type'(New_Item);
end;
X := Position.Node.Element;
Position.Node.Element := E;
Free_Element (X);
end Replace_Element;
------------------------------
-- Reverse_Iterate_Children --
------------------------------
procedure Reverse_Iterate_Children
(Parent : Cursor;
Process : not null access procedure (Position : Cursor))
is
C : Tree_Node_Access;
Busy : With_Busy (Parent.Container.TC'Unrestricted_Access);
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
C := Parent.Node.Children.Last;
while C /= null loop
Process (Position => Cursor'(Parent.Container, Node => C));
C := C.Prev;
end loop;
end Reverse_Iterate_Children;
----------
-- Root --
----------
function Root (Container : Tree) return Cursor is
begin
return (Container'Unrestricted_Access, Root_Node (Container));
end Root;
---------------
-- Root_Node --
---------------
function Root_Node (Container : Tree) return Tree_Node_Access is
begin
return Container.Root'Unrestricted_Access;
end Root_Node;
---------------------
-- Splice_Children --
---------------------
procedure Splice_Children
(Target : in out Tree;
Target_Parent : Cursor;
Before : Cursor;
Source : in out Tree;
Source_Parent : Cursor)
is
Count : Count_Type;
begin
if Checks and then Target_Parent = No_Element then
raise Constraint_Error with "Target_Parent cursor has no element";
end if;
if Checks and then Target_Parent.Container /= Target'Unrestricted_Access
then
raise Program_Error
with "Target_Parent cursor not in Target container";
end if;
if Before /= No_Element then
if Checks and then Before.Container /= Target'Unrestricted_Access then
raise Program_Error
with "Before cursor not in Target container";
end if;
if Checks and then Before.Node.Parent /= Target_Parent.Node then
raise Constraint_Error
with "Before cursor not child of Target_Parent";
end if;
end if;
if Checks and then Source_Parent = No_Element then
raise Constraint_Error with "Source_Parent cursor has no element";
end if;
if Checks and then Source_Parent.Container /= Source'Unrestricted_Access
then
raise Program_Error
with "Source_Parent cursor not in Source container";
end if;
if Target'Address = Source'Address then
if Target_Parent = Source_Parent then
return;
end if;
TC_Check (Target.TC);
if Checks and then Is_Reachable (From => Target_Parent.Node,
To => Source_Parent.Node)
then
raise Constraint_Error
with "Source_Parent is ancestor of Target_Parent";
end if;
Splice_Children
(Target_Parent => Target_Parent.Node,
Before => Before.Node,
Source_Parent => Source_Parent.Node);
return;
end if;
TC_Check (Target.TC);
TC_Check (Source.TC);
-- We cache the count of the nodes we have allocated, so that operation
-- Node_Count can execute in O(1) time. But that means we must count the
-- nodes in the subtree we remove from Source and insert into Target, in
-- order to keep the count accurate.
Count := Subtree_Node_Count (Source_Parent.Node);
pragma Assert (Count >= 1);
Count := Count - 1; -- because Source_Parent node does not move
Splice_Children
(Target_Parent => Target_Parent.Node,
Before => Before.Node,
Source_Parent => Source_Parent.Node);
Source.Count := Source.Count - Count;
Target.Count := Target.Count + Count;
end Splice_Children;
procedure Splice_Children
(Container : in out Tree;
Target_Parent : Cursor;
Before : Cursor;
Source_Parent : Cursor)
is
begin
if Checks and then Target_Parent = No_Element then
raise Constraint_Error with "Target_Parent cursor has no element";
end if;
if Checks and then
Target_Parent.Container /= Container'Unrestricted_Access
then
raise Program_Error
with "Target_Parent cursor not in container";
end if;
if Before /= No_Element then
if Checks and then Before.Container /= Container'Unrestricted_Access
then
raise Program_Error
with "Before cursor not in container";
end if;
if Checks and then Before.Node.Parent /= Target_Parent.Node then
raise Constraint_Error
with "Before cursor not child of Target_Parent";
end if;
end if;
if Checks and then Source_Parent = No_Element then
raise Constraint_Error with "Source_Parent cursor has no element";
end if;
if Checks and then
Source_Parent.Container /= Container'Unrestricted_Access
then
raise Program_Error
with "Source_Parent cursor not in container";
end if;
if Target_Parent = Source_Parent then
return;
end if;
TC_Check (Container.TC);
if Checks and then Is_Reachable (From => Target_Parent.Node,
To => Source_Parent.Node)
then
raise Constraint_Error
with "Source_Parent is ancestor of Target_Parent";
end if;
Splice_Children
(Target_Parent => Target_Parent.Node,
Before => Before.Node,
Source_Parent => Source_Parent.Node);
end Splice_Children;
procedure Splice_Children
(Target_Parent : Tree_Node_Access;
Before : Tree_Node_Access;
Source_Parent : Tree_Node_Access)
is
CC : constant Children_Type := Source_Parent.Children;
C : Tree_Node_Access;
begin
-- This is a utility operation to remove the children from Source parent
-- and insert them into Target parent.
Source_Parent.Children := Children_Type'(others => null);
-- Fix up the Parent pointers of each child to designate its new Target
-- parent.
C := CC.First;
while C /= null loop
C.Parent := Target_Parent;
C := C.Next;
end loop;
Insert_Subtree_List
(First => CC.First,
Last => CC.Last,
Parent => Target_Parent,
Before => Before);
end Splice_Children;
--------------------
-- Splice_Subtree --
--------------------
procedure Splice_Subtree
(Target : in out Tree;
Parent : Cursor;
Before : Cursor;
Source : in out Tree;
Position : in out Cursor)
is
Subtree_Count : Count_Type;
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
if Checks and then Parent.Container /= Target'Unrestricted_Access then
raise Program_Error with "Parent cursor not in Target container";
end if;
if Before /= No_Element then
if Checks and then Before.Container /= Target'Unrestricted_Access then
raise Program_Error with "Before cursor not in Target container";
end if;
if Checks and then Before.Node.Parent /= Parent.Node then
raise Constraint_Error with "Before cursor not child of Parent";
end if;
end if;
if Checks and then Position = No_Element then
raise Constraint_Error with "Position cursor has no element";
end if;
if Checks and then Position.Container /= Source'Unrestricted_Access then
raise Program_Error with "Position cursor not in Source container";
end if;
if Checks and then Is_Root (Position) then
raise Program_Error with "Position cursor designates root";
end if;
if Target'Address = Source'Address then
if Position.Node.Parent = Parent.Node then
if Position.Node = Before.Node then
return;
end if;
if Position.Node.Next = Before.Node then
return;
end if;
end if;
TC_Check (Target.TC);
if Checks and then
Is_Reachable (From => Parent.Node, To => Position.Node)
then
raise Constraint_Error with "Position is ancestor of Parent";
end if;
Remove_Subtree (Position.Node);
Position.Node.Parent := Parent.Node;
Insert_Subtree_Node (Position.Node, Parent.Node, Before.Node);
return;
end if;
TC_Check (Target.TC);
TC_Check (Source.TC);
-- This is an unfortunate feature of this API: we must count the nodes
-- in the subtree that we remove from the source tree, which is an O(n)
-- operation. It would have been better if the Tree container did not
-- have a Node_Count selector; a user that wants the number of nodes in
-- the tree could simply call Subtree_Node_Count, with the understanding
-- that such an operation is O(n).
--
-- Of course, we could choose to implement the Node_Count selector as an
-- O(n) operation, which would turn this splice operation into an O(1)
-- operation. ???
Subtree_Count := Subtree_Node_Count (Position.Node);
pragma Assert (Subtree_Count <= Source.Count);
Remove_Subtree (Position.Node);
Source.Count := Source.Count - Subtree_Count;
Position.Node.Parent := Parent.Node;
Insert_Subtree_Node (Position.Node, Parent.Node, Before.Node);
Target.Count := Target.Count + Subtree_Count;
Position.Container := Target'Unrestricted_Access;
end Splice_Subtree;
procedure Splice_Subtree
(Container : in out Tree;
Parent : Cursor;
Before : Cursor;
Position : Cursor)
is
begin
if Checks and then Parent = No_Element then
raise Constraint_Error with "Parent cursor has no element";
end if;
if Checks and then Parent.Container /= Container'Unrestricted_Access then
raise Program_Error with "Parent cursor not in container";
end if;
if Before /= No_Element then
if Checks and then Before.Container /= Container'Unrestricted_Access
then
raise Program_Error with "Before cursor not in container";
end if;
if Checks and then Before.Node.Parent /= Parent.Node then
raise Constraint_Error with "Before cursor not child of Parent";
end if;
end if;
if Checks and then Position = No_Element then
raise Constraint_Error with "Position cursor has no element";
end if;
if Checks and then Position.Container /= Container'Unrestricted_Access
then
raise Program_Error with "Position cursor not in container";
end if;
if Checks and then Is_Root (Position) then
-- Should this be PE instead? Need ARG confirmation. ???
raise Constraint_Error with "Position cursor designates root";
end if;
if Position.Node.Parent = Parent.Node then
if Position.Node = Before.Node then
return;
end if;
if Position.Node.Next = Before.Node then
return;
end if;
end if;
TC_Check (Container.TC);
if Checks and then
Is_Reachable (From => Parent.Node, To => Position.Node)
then
raise Constraint_Error with "Position is ancestor of Parent";
end if;
Remove_Subtree (Position.Node);
Position.Node.Parent := Parent.Node;
Insert_Subtree_Node (Position.Node, Parent.Node, Before.Node);
end Splice_Subtree;
------------------------
-- Subtree_Node_Count --
------------------------
function Subtree_Node_Count (Position : Cursor) return Count_Type is
begin
if Position = No_Element then
return 0;
end if;
return Subtree_Node_Count (Position.Node);
end Subtree_Node_Count;
function Subtree_Node_Count
(Subtree : Tree_Node_Access) return Count_Type
is
Result : Count_Type;
Node : Tree_Node_Access;
begin
Result := 1;
Node := Subtree.Children.First;
while Node /= null loop
Result := Result + Subtree_Node_Count (Node);
Node := Node.Next;
end loop;
return Result;
end Subtree_Node_Count;
----------
-- Swap --
----------
procedure Swap
(Container : in out Tree;
I, J : Cursor)
is
begin
if Checks and then I = No_Element then
raise Constraint_Error with "I cursor has no element";
end if;
if Checks and then I.Container /= Container'Unrestricted_Access then
raise Program_Error with "I cursor not in container";
end if;
if Checks and then Is_Root (I) then
raise Program_Error with "I cursor designates root";
end if;
if I = J then -- make this test sooner???
return;
end if;
if Checks and then J = No_Element then
raise Constraint_Error with "J cursor has no element";
end if;
if Checks and then J.Container /= Container'Unrestricted_Access then
raise Program_Error with "J cursor not in container";
end if;
if Checks and then Is_Root (J) then
raise Program_Error with "J cursor designates root";
end if;
TE_Check (Container.TC);
declare
EI : constant Element_Access := I.Node.Element;
begin
I.Node.Element := J.Node.Element;
J.Node.Element := EI;
end;
end Swap;
--------------------
-- Update_Element --
--------------------
procedure Update_Element
(Container : in out Tree;
Position : Cursor;
Process : not null access procedure (Element : in out Element_Type))
is
T : Tree renames Position.Container.all'Unrestricted_Access.all;
Lock : With_Lock (T.TC'Unrestricted_Access);
begin
if Checks and then Position = No_Element then
raise Constraint_Error with "Position cursor has no element";
end if;
if Checks and then Position.Container /= Container'Unrestricted_Access
then
raise Program_Error with "Position cursor not in container";
end if;
if Checks and then Is_Root (Position) then
raise Program_Error with "Position cursor designates root";
end if;
Process (Position.Node.Element.all);
end Update_Element;
-----------
-- Write --
-----------
procedure Write
(Stream : not null access Root_Stream_Type'Class;
Container : Tree)
is
procedure Write_Children (Subtree : Tree_Node_Access);
procedure Write_Subtree (Subtree : Tree_Node_Access);
--------------------
-- Write_Children --
--------------------
procedure Write_Children (Subtree : Tree_Node_Access) is
CC : Children_Type renames Subtree.Children;
C : Tree_Node_Access;
begin
Count_Type'Write (Stream, Child_Count (CC));
C := CC.First;
while C /= null loop
Write_Subtree (C);
C := C.Next;
end loop;
end Write_Children;
-------------------
-- Write_Subtree --
-------------------
procedure Write_Subtree (Subtree : Tree_Node_Access) is
begin
Element_Type'Output (Stream, Subtree.Element.all);
Write_Children (Subtree);
end Write_Subtree;
-- Start of processing for Write
begin
Count_Type'Write (Stream, Container.Count);
if Container.Count = 0 then
return;
end if;
Write_Children (Root_Node (Container));
end Write;
procedure Write
(Stream : not null access Root_Stream_Type'Class;
Position : Cursor)
is
begin
raise Program_Error with "attempt to write tree cursor to stream";
end Write;
procedure Write
(Stream : not null access Root_Stream_Type'Class;
Item : Reference_Type)
is
begin
raise Program_Error with "attempt to stream reference";
end Write;
procedure Write
(Stream : not null access Root_Stream_Type'Class;
Item : Constant_Reference_Type)
is
begin
raise Program_Error with "attempt to stream reference";
end Write;
end Ada.Containers.Indefinite_Multiway_Trees;
|
-------------------------------------------------------------------------------
-- LSE -- L-System Editor
-- Author: Heziode
--
-- License:
-- MIT License
--
-- Copyright (c) 2018 Quentin Dauprat (Heziode) <Heziode@protonmail.com>
--
-- Permission is hereby granted, free of charge, to any person obtaining a
-- copy of this software and associated documentation files (the "Software"),
-- to deal in the Software without restriction, including without limitation
-- the rights to use, copy, modify, merge, publish, distribute, sublicense,
-- and/or sell copies of the Software, and to permit persons to whom the
-- Software is furnished to do so, subject to the following conditions:
--
-- The above copyright notice and this permission notice shall be included in
-- all copies or substantial portions of the Software.
--
-- THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-- IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-- FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-- AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-- LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
-- FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
-- DEALINGS IN THE SOFTWARE.
-------------------------------------------------------------------------------
package body LSE.Model.Grammar.Symbol.LogoAnglePlus is
procedure Initialize (This : out Instance)
is
begin
This := Instance '(Representation => '+');
end Initialize;
procedure Interpret (This : in out Instance;
T : in out Holder)
is
pragma Unreferenced (This);
begin
T.Reference.Rotate_Clockwise;
end Interpret;
end LSE.Model.Grammar.Symbol.LogoAnglePlus;
|
-- ----------------------------------------------------------------- --
-- --
-- This is free software; you can redistribute it and/or --
-- modify it under the terms of the GNU General Public --
-- License as published by the Free Software Foundation; either --
-- version 2 of the License, or (at your option) any later version. --
-- --
-- This software is distributed in the hope that it will be useful, --
-- but WITHOUT ANY WARRANTY; without even the implied warranty of --
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU --
-- General Public License for more details. --
-- --
-- You should have received a copy of the GNU General Public --
-- License along with this library; if not, write to the --
-- Free Software Foundation, Inc., 59 Temple Place - Suite 330, --
-- Boston, MA 02111-1307, USA. --
-- --
-- ----------------------------------------------------------------- --
-- ----------------------------------------------------------------- --
-- This is a translation, to the Ada programming language, of the --
-- original C test files written by Sam Lantinga - www.libsdl.org --
-- translation made by Antonio F. Vargas - www.adapower.net/~avargas --
-- ----------------------------------------------------------------- --
with Interfaces.C.Pointers;
with Interfaces.C.Strings;
with SDL.Types; use SDL.Types;
with SDL.Video;
with SDL.Events;
with SDL.Error;
package Testwm_Sprogs is
package C renames Interfaces.C;
package CS renames Interfaces.C.Strings;
package V renames SDL.Video;
package Er renames SDL.Error;
package Ev renames SDL.Events;
type Icon_Mask_Array_Access is access V.Icon_Mask_Array;
use Uint8_Ptrs;
use Uint8_PtrOps;
procedure LoadIconSurface (
file : in string;
maskp : in out Icon_Mask_Array_Access;
icon : out V.Surface_ptr);
procedure HotKey_ToggleFullScreen;
procedure HotKey_ToggleGrab;
procedure HotKey_Iconify;
procedure HotKey_Quit;
function FilterEvents (event : Ev.Event_ptr) return C.int;
pragma Convention (C, FilterEvents);
end Testwm_Sprogs;
|
<?xml version="1.0" encoding="UTF-8" standalone="yes" ?>
<!DOCTYPE boost_serialization>
<boost_serialization signature="serialization::archive" version="15">
<syndb class_id="0" tracking_level="0" version="0">
<userIPLatency>-1</userIPLatency>
<userIPName/>
<cdfg class_id="1" tracking_level="1" version="0" object_id="_0">
<name>p_hls_fptosi_float_i</name>
<ret_bitwidth>32</ret_bitwidth>
<ports class_id="2" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="3" tracking_level="1" version="0" object_id="_1">
<Value class_id="4" tracking_level="0" version="0">
<Obj class_id="5" tracking_level="0" version="0">
<type>1</type>
<id>1</id>
<name>x</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo class_id="6" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>x</originalName>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs class_id="7" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
</ports>
<nodes class_id="8" tracking_level="0" version="0">
<count>25</count>
<item_version>0</item_version>
<item class_id="9" tracking_level="1" version="0" object_id="_2">
<Value>
<Obj>
<type>0</type>
<id>2</id>
<name>x_read</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>x</originalName>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>29</item>
<item>30</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_3">
<Value>
<Obj>
<type>0</type>
<id>3</id>
<name>p_Val2_s</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>311</lineNumber>
<contextFuncName>fp_struct</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item class_id="11" tracking_level="0" version="0">
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second class_id="12" tracking_level="0" version="0">
<count>4</count>
<item_version>0</item_version>
<item class_id="13" tracking_level="0" version="0">
<first class_id="14" tracking_level="0" version="0">
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>281</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</first>
<second>fp_struct</second>
</first>
<second>311</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>val</originalName>
<rtlName>p_Val2_s_fu_44_p1</rtlName>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>31</item>
</oprand_edges>
<opcode>bitcast</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_4">
<Value>
<Obj>
<type>0</type>
<id>4</id>
<name>p_Result_s</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>317</lineNumber>
<contextFuncName>fp_struct</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>281</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</first>
<second>fp_struct</second>
</first>
<second>317</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>__Result__</originalName>
<rtlName>p_Result_s_reg_185</rtlName>
<coreName/>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>33</item>
<item>34</item>
<item>36</item>
</oprand_edges>
<opcode>bitselect</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_5">
<Value>
<Obj>
<type>0</type>
<id>5</id>
<name>loc_V</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>318</lineNumber>
<contextFuncName>fp_struct</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>281</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</first>
<second>fp_struct</second>
</first>
<second>318</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>loc.V</originalName>
<rtlName>loc_V_fu_56_p4</rtlName>
<coreName/>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>38</item>
<item>39</item>
<item>41</item>
<item>43</item>
</oprand_edges>
<opcode>partselect</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_6">
<Value>
<Obj>
<type>0</type>
<id>6</id>
<name>loc_V_1</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>319</lineNumber>
<contextFuncName>fp_struct</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>281</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</first>
<second>fp_struct</second>
</first>
<second>319</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>loc.V</originalName>
<rtlName>loc_V_1_fu_66_p1</rtlName>
<coreName/>
</Obj>
<bitwidth>23</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>44</item>
</oprand_edges>
<opcode>trunc</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_7">
<Value>
<Obj>
<type>0</type>
<id>7</id>
<name>tmp_3_i_i</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>283</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>283</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>tmp_3_i_i_fu_70_p4</rtlName>
<coreName/>
</Obj>
<bitwidth>25</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>46</item>
<item>48</item>
<item>49</item>
<item>51</item>
</oprand_edges>
<opcode>bitconcatenate</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_8">
<Value>
<Obj>
<type>0</type>
<id>8</id>
<name>tmp_3_i_i_cast2</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>283</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>283</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>tmp_3_i_i_cast2_fu_80_p1</rtlName>
<coreName/>
</Obj>
<bitwidth>79</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>52</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_9">
<Value>
<Obj>
<type>0</type>
<id>9</id>
<name>tmp_i_i_i_cast1</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>340</lineNumber>
<contextFuncName>expv</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</first>
<second>expv</second>
</first>
<second>340</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>tmp_i_i_i_cast1_fu_84_p1</rtlName>
<coreName/>
</Obj>
<bitwidth>9</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>53</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_10">
<Value>
<Obj>
<type>0</type>
<id>10</id>
<name>sh_assign</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>340</lineNumber>
<contextFuncName>expv</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h</first>
<second>expv</second>
</first>
<second>340</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>sh</originalName>
<rtlName>sh_assign_fu_88_p2</rtlName>
<coreName/>
</Obj>
<bitwidth>9</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>55</item>
<item>56</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_11">
<Value>
<Obj>
<type>0</type>
<id>11</id>
<name>isNeg</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>286</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>isNeg</originalName>
<rtlName>isNeg_fu_94_p3</rtlName>
<coreName/>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>58</item>
<item>59</item>
<item>61</item>
</oprand_edges>
<opcode>bitselect</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_12">
<Value>
<Obj>
<type>0</type>
<id>12</id>
<name>tmp_5_i_i</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>286</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>tmp_5_i_i_fu_102_p2</rtlName>
<coreName/>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>63</item>
<item>64</item>
</oprand_edges>
<opcode>sub</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_13">
<Value>
<Obj>
<type>0</type>
<id>13</id>
<name>tmp_5_i_i_cast</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>286</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>tmp_5_i_i_cast_fu_108_p1</rtlName>
<coreName/>
</Obj>
<bitwidth>9</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>65</item>
</oprand_edges>
<opcode>sext</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_14">
<Value>
<Obj>
<type>0</type>
<id>14</id>
<name>sh_assign_1</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>286</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>sh</originalName>
<rtlName>sh_assign_1_fu_112_p3</rtlName>
<coreName/>
</Obj>
<bitwidth>9</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>66</item>
<item>67</item>
<item>68</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_15">
<Value>
<Obj>
<type>0</type>
<id>15</id>
<name>sh_assign_1_cast</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>286</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>sh_assign_1_cast_fu_120_p1</rtlName>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>69</item>
</oprand_edges>
<opcode>sext</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_16">
<Value>
<Obj>
<type>0</type>
<id>16</id>
<name>sh_assign_1_cast_cas</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>286</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>sh_assign_1_cast_cas_fu_124_p1</rtlName>
<coreName/>
</Obj>
<bitwidth>25</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>70</item>
</oprand_edges>
<opcode>sext</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_17">
<Value>
<Obj>
<type>0</type>
<id>17</id>
<name>tmp_7_i_i</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>286</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>tmp_7_i_i_fu_128_p1</rtlName>
<coreName/>
</Obj>
<bitwidth>79</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>71</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_18">
<Value>
<Obj>
<type>0</type>
<id>18</id>
<name>tmp_8_i_i</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>286</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>tmp_8_i_i_fu_132_p2</rtlName>
<coreName/>
</Obj>
<bitwidth>25</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>72</item>
<item>73</item>
</oprand_edges>
<opcode>lshr</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_19">
<Value>
<Obj>
<type>0</type>
<id>19</id>
<name>tmp_i_i</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>286</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>tmp_i_i_fu_138_p2</rtlName>
<coreName/>
</Obj>
<bitwidth>79</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>74</item>
<item>75</item>
</oprand_edges>
<opcode>shl</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_20">
<Value>
<Obj>
<type>0</type>
<id>20</id>
<name>tmp</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>289</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>289</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>tmp_fu_144_p3</rtlName>
<coreName/>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>77</item>
<item>78</item>
<item>80</item>
</oprand_edges>
<opcode>bitselect</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_21">
<Value>
<Obj>
<type>0</type>
<id>21</id>
<name>tmp_13</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>289</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>289</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>tmp_13_fu_152_p1</rtlName>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>81</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_22">
<Value>
<Obj>
<type>0</type>
<id>22</id>
<name>tmp_14</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>289</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>289</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>tmp_14_fu_156_p4</rtlName>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>83</item>
<item>84</item>
<item>85</item>
<item>87</item>
</oprand_edges>
<opcode>partselect</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_23">
<Value>
<Obj>
<type>0</type>
<id>23</id>
<name>p_Val2_2</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>286</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>286</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>__Val2__</originalName>
<rtlName>p_Val2_2_fu_166_p3</rtlName>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>88</item>
<item>89</item>
<item>90</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_24">
<Value>
<Obj>
<type>0</type>
<id>24</id>
<name>p_Val2_6_i_i</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>318</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>318</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName>p_Val2_6_i_i_fu_174_p2</rtlName>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>92</item>
<item>93</item>
</oprand_edges>
<opcode>sub</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_25">
<Value>
<Obj>
<type>0</type>
<id>25</id>
<name>p_Val2_4</name>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>318</lineNumber>
<contextFuncName>generic_cast_IEEE754&lt;int, 6, float&gt;</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, 6, float&gt;</second>
</first>
<second>318</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h</first>
<second>generic_cast_IEEE754&lt;int, float&gt;</second>
</first>
<second>368</second>
</item>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>__Val2__</originalName>
<rtlName>ap_return</rtlName>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>94</item>
<item>95</item>
<item>96</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
</item>
<item class_id_reference="9" object_id="_26">
<Value>
<Obj>
<type>0</type>
<id>26</id>
<name/>
<fileName>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</fileName>
<fileDirectory>../../../../../../../wrk/2017.4/nightly/2017_12_15_2086221/src/products</fileDirectory>
<lineNumber>49</lineNumber>
<contextFuncName>__hls_fptosi_float_i32</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp</first>
<second>__hls_fptosi_float_i32</second>
</first>
<second>49</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>97</item>
</oprand_edges>
<opcode>ret</opcode>
<m_Display>0</m_Display>
</item>
</nodes>
<consts class_id="15" tracking_level="0" version="0">
<count>11</count>
<item_version>0</item_version>
<item class_id="16" tracking_level="1" version="0" object_id="_27">
<Value>
<Obj>
<type>2</type>
<id>35</id>
<name>empty</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>31</content>
</item>
<item class_id_reference="16" object_id="_28">
<Value>
<Obj>
<type>2</type>
<id>40</id>
<name>empty</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>23</content>
</item>
<item class_id_reference="16" object_id="_29">
<Value>
<Obj>
<type>2</type>
<id>42</id>
<name>empty</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>30</content>
</item>
<item class_id_reference="16" object_id="_30">
<Value>
<Obj>
<type>2</type>
<id>47</id>
<name>empty</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<const_type>0</const_type>
<content>1</content>
</item>
<item class_id_reference="16" object_id="_31">
<Value>
<Obj>
<type>2</type>
<id>50</id>
<name>empty</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_32">
<Value>
<Obj>
<type>2</type>
<id>54</id>
<name>empty</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>9</bitwidth>
</Value>
<const_type>0</const_type>
<content>385</content>
</item>
<item class_id_reference="16" object_id="_33">
<Value>
<Obj>
<type>2</type>
<id>60</id>
<name>empty</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>8</content>
</item>
<item class_id_reference="16" object_id="_34">
<Value>
<Obj>
<type>2</type>
<id>62</id>
<name>empty</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<const_type>0</const_type>
<content>127</content>
</item>
<item class_id_reference="16" object_id="_35">
<Value>
<Obj>
<type>2</type>
<id>79</id>
<name>empty</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>24</content>
</item>
<item class_id_reference="16" object_id="_36">
<Value>
<Obj>
<type>2</type>
<id>86</id>
<name>empty</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>55</content>
</item>
<item class_id_reference="16" object_id="_37">
<Value>
<Obj>
<type>2</type>
<id>91</id>
<name>empty</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
</consts>
<blocks class_id="17" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="18" tracking_level="1" version="0" object_id="_38">
<Obj>
<type>3</type>
<id>27</id>
<name>__hls_fptosi_float_i</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<coreName/>
</Obj>
<node_objs>
<count>25</count>
<item_version>0</item_version>
<item>2</item>
<item>3</item>
<item>4</item>
<item>5</item>
<item>6</item>
<item>7</item>
<item>8</item>
<item>9</item>
<item>10</item>
<item>11</item>
<item>12</item>
<item>13</item>
<item>14</item>
<item>15</item>
<item>16</item>
<item>17</item>
<item>18</item>
<item>19</item>
<item>20</item>
<item>21</item>
<item>22</item>
<item>23</item>
<item>24</item>
<item>25</item>
<item>26</item>
</node_objs>
</item>
</blocks>
<edges class_id="19" tracking_level="0" version="0">
<count>45</count>
<item_version>0</item_version>
<item class_id="20" tracking_level="1" version="0" object_id="_39">
<id>30</id>
<edge_type>1</edge_type>
<source_obj>1</source_obj>
<sink_obj>2</sink_obj>
</item>
<item class_id_reference="20" object_id="_40">
<id>31</id>
<edge_type>1</edge_type>
<source_obj>2</source_obj>
<sink_obj>3</sink_obj>
</item>
<item class_id_reference="20" object_id="_41">
<id>34</id>
<edge_type>1</edge_type>
<source_obj>3</source_obj>
<sink_obj>4</sink_obj>
</item>
<item class_id_reference="20" object_id="_42">
<id>36</id>
<edge_type>1</edge_type>
<source_obj>35</source_obj>
<sink_obj>4</sink_obj>
</item>
<item class_id_reference="20" object_id="_43">
<id>39</id>
<edge_type>1</edge_type>
<source_obj>3</source_obj>
<sink_obj>5</sink_obj>
</item>
<item class_id_reference="20" object_id="_44">
<id>41</id>
<edge_type>1</edge_type>
<source_obj>40</source_obj>
<sink_obj>5</sink_obj>
</item>
<item class_id_reference="20" object_id="_45">
<id>43</id>
<edge_type>1</edge_type>
<source_obj>42</source_obj>
<sink_obj>5</sink_obj>
</item>
<item class_id_reference="20" object_id="_46">
<id>44</id>
<edge_type>1</edge_type>
<source_obj>3</source_obj>
<sink_obj>6</sink_obj>
</item>
<item class_id_reference="20" object_id="_47">
<id>48</id>
<edge_type>1</edge_type>
<source_obj>47</source_obj>
<sink_obj>7</sink_obj>
</item>
<item class_id_reference="20" object_id="_48">
<id>49</id>
<edge_type>1</edge_type>
<source_obj>6</source_obj>
<sink_obj>7</sink_obj>
</item>
<item class_id_reference="20" object_id="_49">
<id>51</id>
<edge_type>1</edge_type>
<source_obj>50</source_obj>
<sink_obj>7</sink_obj>
</item>
<item class_id_reference="20" object_id="_50">
<id>52</id>
<edge_type>1</edge_type>
<source_obj>7</source_obj>
<sink_obj>8</sink_obj>
</item>
<item class_id_reference="20" object_id="_51">
<id>53</id>
<edge_type>1</edge_type>
<source_obj>5</source_obj>
<sink_obj>9</sink_obj>
</item>
<item class_id_reference="20" object_id="_52">
<id>55</id>
<edge_type>1</edge_type>
<source_obj>54</source_obj>
<sink_obj>10</sink_obj>
</item>
<item class_id_reference="20" object_id="_53">
<id>56</id>
<edge_type>1</edge_type>
<source_obj>9</source_obj>
<sink_obj>10</sink_obj>
</item>
<item class_id_reference="20" object_id="_54">
<id>59</id>
<edge_type>1</edge_type>
<source_obj>10</source_obj>
<sink_obj>11</sink_obj>
</item>
<item class_id_reference="20" object_id="_55">
<id>61</id>
<edge_type>1</edge_type>
<source_obj>60</source_obj>
<sink_obj>11</sink_obj>
</item>
<item class_id_reference="20" object_id="_56">
<id>63</id>
<edge_type>1</edge_type>
<source_obj>62</source_obj>
<sink_obj>12</sink_obj>
</item>
<item class_id_reference="20" object_id="_57">
<id>64</id>
<edge_type>1</edge_type>
<source_obj>5</source_obj>
<sink_obj>12</sink_obj>
</item>
<item class_id_reference="20" object_id="_58">
<id>65</id>
<edge_type>1</edge_type>
<source_obj>12</source_obj>
<sink_obj>13</sink_obj>
</item>
<item class_id_reference="20" object_id="_59">
<id>66</id>
<edge_type>1</edge_type>
<source_obj>11</source_obj>
<sink_obj>14</sink_obj>
</item>
<item class_id_reference="20" object_id="_60">
<id>67</id>
<edge_type>1</edge_type>
<source_obj>13</source_obj>
<sink_obj>14</sink_obj>
</item>
<item class_id_reference="20" object_id="_61">
<id>68</id>
<edge_type>1</edge_type>
<source_obj>10</source_obj>
<sink_obj>14</sink_obj>
</item>
<item class_id_reference="20" object_id="_62">
<id>69</id>
<edge_type>1</edge_type>
<source_obj>14</source_obj>
<sink_obj>15</sink_obj>
</item>
<item class_id_reference="20" object_id="_63">
<id>70</id>
<edge_type>1</edge_type>
<source_obj>14</source_obj>
<sink_obj>16</sink_obj>
</item>
<item class_id_reference="20" object_id="_64">
<id>71</id>
<edge_type>1</edge_type>
<source_obj>15</source_obj>
<sink_obj>17</sink_obj>
</item>
<item class_id_reference="20" object_id="_65">
<id>72</id>
<edge_type>1</edge_type>
<source_obj>7</source_obj>
<sink_obj>18</sink_obj>
</item>
<item class_id_reference="20" object_id="_66">
<id>73</id>
<edge_type>1</edge_type>
<source_obj>16</source_obj>
<sink_obj>18</sink_obj>
</item>
<item class_id_reference="20" object_id="_67">
<id>74</id>
<edge_type>1</edge_type>
<source_obj>8</source_obj>
<sink_obj>19</sink_obj>
</item>
<item class_id_reference="20" object_id="_68">
<id>75</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>19</sink_obj>
</item>
<item class_id_reference="20" object_id="_69">
<id>78</id>
<edge_type>1</edge_type>
<source_obj>18</source_obj>
<sink_obj>20</sink_obj>
</item>
<item class_id_reference="20" object_id="_70">
<id>80</id>
<edge_type>1</edge_type>
<source_obj>79</source_obj>
<sink_obj>20</sink_obj>
</item>
<item class_id_reference="20" object_id="_71">
<id>81</id>
<edge_type>1</edge_type>
<source_obj>20</source_obj>
<sink_obj>21</sink_obj>
</item>
<item class_id_reference="20" object_id="_72">
<id>84</id>
<edge_type>1</edge_type>
<source_obj>19</source_obj>
<sink_obj>22</sink_obj>
</item>
<item class_id_reference="20" object_id="_73">
<id>85</id>
<edge_type>1</edge_type>
<source_obj>79</source_obj>
<sink_obj>22</sink_obj>
</item>
<item class_id_reference="20" object_id="_74">
<id>87</id>
<edge_type>1</edge_type>
<source_obj>86</source_obj>
<sink_obj>22</sink_obj>
</item>
<item class_id_reference="20" object_id="_75">
<id>88</id>
<edge_type>1</edge_type>
<source_obj>11</source_obj>
<sink_obj>23</sink_obj>
</item>
<item class_id_reference="20" object_id="_76">
<id>89</id>
<edge_type>1</edge_type>
<source_obj>21</source_obj>
<sink_obj>23</sink_obj>
</item>
<item class_id_reference="20" object_id="_77">
<id>90</id>
<edge_type>1</edge_type>
<source_obj>22</source_obj>
<sink_obj>23</sink_obj>
</item>
<item class_id_reference="20" object_id="_78">
<id>92</id>
<edge_type>1</edge_type>
<source_obj>91</source_obj>
<sink_obj>24</sink_obj>
</item>
<item class_id_reference="20" object_id="_79">
<id>93</id>
<edge_type>1</edge_type>
<source_obj>23</source_obj>
<sink_obj>24</sink_obj>
</item>
<item class_id_reference="20" object_id="_80">
<id>94</id>
<edge_type>1</edge_type>
<source_obj>4</source_obj>
<sink_obj>25</sink_obj>
</item>
<item class_id_reference="20" object_id="_81">
<id>95</id>
<edge_type>1</edge_type>
<source_obj>24</source_obj>
<sink_obj>25</sink_obj>
</item>
<item class_id_reference="20" object_id="_82">
<id>96</id>
<edge_type>1</edge_type>
<source_obj>23</source_obj>
<sink_obj>25</sink_obj>
</item>
<item class_id_reference="20" object_id="_83">
<id>97</id>
<edge_type>1</edge_type>
<source_obj>25</source_obj>
<sink_obj>26</sink_obj>
</item>
</edges>
</cdfg>
<cdfg_regions class_id="21" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="22" tracking_level="1" version="0" object_id="_84">
<mId>1</mId>
<mTag>__hls_fptosi_float_i</mTag>
<mType>0</mType>
<sub_regions>
<count>0</count>
<item_version>0</item_version>
</sub_regions>
<basic_blocks>
<count>1</count>
<item_version>0</item_version>
<item>27</item>
</basic_blocks>
<mII>1</mII>
<mDepth>2</mDepth>
<mMinTripCount>-1</mMinTripCount>
<mMaxTripCount>-1</mMaxTripCount>
<mMinLatency>1</mMinLatency>
<mMaxLatency>-1</mMaxLatency>
<mIsDfPipe>0</mIsDfPipe>
<mDfPipe class_id="-1"/>
</item>
</cdfg_regions>
<fsm class_id="24" tracking_level="1" version="0" object_id="_85">
<states class_id="25" tracking_level="0" version="0">
<count>2</count>
<item_version>0</item_version>
<item class_id="26" tracking_level="1" version="0" object_id="_86">
<id>1</id>
<operations class_id="27" tracking_level="0" version="0">
<count>22</count>
<item_version>0</item_version>
<item class_id="28" tracking_level="1" version="0" object_id="_87">
<id>2</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_88">
<id>3</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_89">
<id>4</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_90">
<id>5</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_91">
<id>6</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_92">
<id>7</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_93">
<id>8</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_94">
<id>9</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_95">
<id>10</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_96">
<id>11</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_97">
<id>12</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_98">
<id>13</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_99">
<id>14</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_100">
<id>15</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_101">
<id>16</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_102">
<id>17</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_103">
<id>18</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_104">
<id>19</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_105">
<id>20</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_106">
<id>21</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_107">
<id>22</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_108">
<id>23</id>
<stage>1</stage>
<latency>1</latency>
</item>
</operations>
</item>
<item class_id_reference="26" object_id="_109">
<id>2</id>
<operations>
<count>3</count>
<item_version>0</item_version>
<item class_id_reference="28" object_id="_110">
<id>24</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_111">
<id>25</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_112">
<id>26</id>
<stage>1</stage>
<latency>1</latency>
</item>
</operations>
</item>
</states>
<transitions class_id="29" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="30" tracking_level="1" version="0" object_id="_113">
<inState>1</inState>
<outState>2</outState>
<condition class_id="31" tracking_level="0" version="0">
<id>24</id>
<sop class_id="32" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="33" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</item>
</sop>
</condition>
</item>
</transitions>
</fsm>
<res class_id="34" tracking_level="1" version="0" object_id="_114">
<dp_component_resource class_id="35" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</dp_component_resource>
<dp_expression_resource>
<count>8</count>
<item_version>0</item_version>
<item class_id="36" tracking_level="0" version="0">
<first>ap_return ( select ) </first>
<second class_id="37" tracking_level="0" version="0">
<count>5</count>
<item_version>0</item_version>
<item class_id="38" tracking_level="0" version="0">
<first>(0P0)</first>
<second>1</second>
</item>
<item>
<first>(1P1)</first>
<second>32</second>
</item>
<item>
<first>(2P2)</first>
<second>32</second>
</item>
<item>
<first>FF</first>
<second>0</second>
</item>
<item>
<first>LUT</first>
<second>32</second>
</item>
</second>
</item>
<item>
<first>p_Val2_2_fu_166_p3 ( select ) </first>
<second>
<count>5</count>
<item_version>0</item_version>
<item>
<first>(0P0)</first>
<second>1</second>
</item>
<item>
<first>(1P1)</first>
<second>32</second>
</item>
<item>
<first>(2P2)</first>
<second>32</second>
</item>
<item>
<first>FF</first>
<second>0</second>
</item>
<item>
<first>LUT</first>
<second>32</second>
</item>
</second>
</item>
<item>
<first>p_Val2_6_i_i_fu_174_p2 ( - ) </first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0P0)</first>
<second>1</second>
</item>
<item>
<first>(1P1)</first>
<second>32</second>
</item>
<item>
<first>FF</first>
<second>0</second>
</item>
<item>
<first>LUT</first>
<second>39</second>
</item>
</second>
</item>
<item>
<first>sh_assign_1_fu_112_p3 ( select ) </first>
<second>
<count>5</count>
<item_version>0</item_version>
<item>
<first>(0P0)</first>
<second>1</second>
</item>
<item>
<first>(1P1)</first>
<second>9</second>
</item>
<item>
<first>(2P2)</first>
<second>9</second>
</item>
<item>
<first>FF</first>
<second>0</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>sh_assign_fu_88_p2 ( + ) </first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0P0)</first>
<second>8</second>
</item>
<item>
<first>(1P1)</first>
<second>9</second>
</item>
<item>
<first>FF</first>
<second>0</second>
</item>
<item>
<first>LUT</first>
<second>16</second>
</item>
</second>
</item>
<item>
<first>tmp_5_i_i_fu_102_p2 ( - ) </first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0P0)</first>
<second>7</second>
</item>
<item>
<first>(1P1)</first>
<second>8</second>
</item>
<item>
<first>FF</first>
<second>0</second>
</item>
<item>
<first>LUT</first>
<second>15</second>
</item>
</second>
</item>
<item>
<first>tmp_8_i_i_fu_132_p2 ( lshr ) </first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0P0)</first>
<second>25</second>
</item>
<item>
<first>(1P1)</first>
<second>25</second>
</item>
<item>
<first>FF</first>
<second>0</second>
</item>
<item>
<first>LUT</first>
<second>73</second>
</item>
</second>
</item>
<item>
<first>tmp_i_i_fu_138_p2 ( shl ) </first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0P0)</first>
<second>79</second>
</item>
<item>
<first>(1P1)</first>
<second>79</second>
</item>
<item>
<first>FF</first>
<second>0</second>
</item>
<item>
<first>LUT</first>
<second>243</second>
</item>
</second>
</item>
</dp_expression_resource>
<dp_fifo_resource>
<count>0</count>
<item_version>0</item_version>
</dp_fifo_resource>
<dp_memory_resource>
<count>0</count>
<item_version>0</item_version>
</dp_memory_resource>
<dp_multiplexer_resource>
<count>0</count>
<item_version>0</item_version>
</dp_multiplexer_resource>
<dp_register_resource>
<count>2</count>
<item_version>0</item_version>
<item>
<first>p_Result_s_reg_185</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>(Bits)</first>
<second>1</second>
</item>
<item>
<first>(Consts)</first>
<second>0</second>
</item>
<item>
<first>FF</first>
<second>1</second>
</item>
</second>
</item>
<item>
<first>p_Val2_2_reg_190</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>(Bits)</first>
<second>32</second>
</item>
<item>
<first>(Consts)</first>
<second>0</second>
</item>
<item>
<first>FF</first>
<second>32</second>
</item>
</second>
</item>
</dp_register_resource>
<dp_dsp_resource>
<count>0</count>
<item_version>0</item_version>
</dp_dsp_resource>
<dp_component_map class_id="39" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</dp_component_map>
<dp_expression_map>
<count>8</count>
<item_version>0</item_version>
<item class_id="40" tracking_level="0" version="0">
<first>ap_return ( select ) </first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>25</item>
</second>
</item>
<item>
<first>p_Val2_2_fu_166_p3 ( select ) </first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>23</item>
</second>
</item>
<item>
<first>p_Val2_6_i_i_fu_174_p2 ( - ) </first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>24</item>
</second>
</item>
<item>
<first>sh_assign_1_fu_112_p3 ( select ) </first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>14</item>
</second>
</item>
<item>
<first>sh_assign_fu_88_p2 ( + ) </first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>10</item>
</second>
</item>
<item>
<first>tmp_5_i_i_fu_102_p2 ( - ) </first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>12</item>
</second>
</item>
<item>
<first>tmp_8_i_i_fu_132_p2 ( lshr ) </first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>18</item>
</second>
</item>
<item>
<first>tmp_i_i_fu_138_p2 ( shl ) </first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>19</item>
</second>
</item>
</dp_expression_map>
<dp_fifo_map>
<count>0</count>
<item_version>0</item_version>
</dp_fifo_map>
<dp_memory_map>
<count>0</count>
<item_version>0</item_version>
</dp_memory_map>
</res>
<node_label_latency class_id="41" tracking_level="0" version="0">
<count>25</count>
<item_version>0</item_version>
<item class_id="42" tracking_level="0" version="0">
<first>2</first>
<second class_id="43" tracking_level="0" version="0">
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>3</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>4</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>5</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>6</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>7</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>8</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>9</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>10</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>11</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>12</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>13</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>14</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>15</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>16</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>17</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>18</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>19</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>20</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>21</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>22</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>23</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>24</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>25</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>26</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
</node_label_latency>
<bblk_ent_exit class_id="44" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="45" tracking_level="0" version="0">
<first>27</first>
<second class_id="46" tracking_level="0" version="0">
<first>0</first>
<second>1</second>
</second>
</item>
</bblk_ent_exit>
<regions class_id="47" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="48" tracking_level="1" version="0" object_id="_115">
<region_name>__hls_fptosi_float_i</region_name>
<basic_blocks>
<count>1</count>
<item_version>0</item_version>
<item>27</item>
</basic_blocks>
<nodes>
<count>0</count>
<item_version>0</item_version>
</nodes>
<anchor_node>-1</anchor_node>
<region_type>8</region_type>
<interval>1</interval>
<pipe_depth>2</pipe_depth>
</item>
</regions>
<dp_fu_nodes class_id="49" tracking_level="0" version="0">
<count>24</count>
<item_version>0</item_version>
<item class_id="50" tracking_level="0" version="0">
<first>38</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>2</item>
</second>
</item>
<item>
<first>44</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>3</item>
</second>
</item>
<item>
<first>48</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>4</item>
</second>
</item>
<item>
<first>56</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>5</item>
</second>
</item>
<item>
<first>66</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>6</item>
</second>
</item>
<item>
<first>70</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>7</item>
</second>
</item>
<item>
<first>80</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>8</item>
</second>
</item>
<item>
<first>84</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>9</item>
</second>
</item>
<item>
<first>88</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>10</item>
</second>
</item>
<item>
<first>94</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>11</item>
</second>
</item>
<item>
<first>102</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>12</item>
</second>
</item>
<item>
<first>108</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>13</item>
</second>
</item>
<item>
<first>112</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>14</item>
</second>
</item>
<item>
<first>120</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>15</item>
</second>
</item>
<item>
<first>124</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>16</item>
</second>
</item>
<item>
<first>128</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>17</item>
</second>
</item>
<item>
<first>132</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>18</item>
</second>
</item>
<item>
<first>138</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>19</item>
</second>
</item>
<item>
<first>144</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>20</item>
</second>
</item>
<item>
<first>152</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>21</item>
</second>
</item>
<item>
<first>156</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>22</item>
</second>
</item>
<item>
<first>166</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>23</item>
</second>
</item>
<item>
<first>174</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>24</item>
</second>
</item>
<item>
<first>179</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>25</item>
</second>
</item>
</dp_fu_nodes>
<dp_fu_nodes_expression class_id="52" tracking_level="0" version="0">
<count>23</count>
<item_version>0</item_version>
<item class_id="53" tracking_level="0" version="0">
<first>isNeg_fu_94</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>11</item>
</second>
</item>
<item>
<first>loc_V_1_fu_66</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>6</item>
</second>
</item>
<item>
<first>loc_V_fu_56</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>5</item>
</second>
</item>
<item>
<first>p_Result_s_fu_48</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>4</item>
</second>
</item>
<item>
<first>p_Val2_2_fu_166</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>23</item>
</second>
</item>
<item>
<first>p_Val2_4_fu_179</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>25</item>
</second>
</item>
<item>
<first>p_Val2_6_i_i_fu_174</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>24</item>
</second>
</item>
<item>
<first>p_Val2_s_fu_44</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>3</item>
</second>
</item>
<item>
<first>sh_assign_1_cast_cas_fu_124</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>16</item>
</second>
</item>
<item>
<first>sh_assign_1_cast_fu_120</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>15</item>
</second>
</item>
<item>
<first>sh_assign_1_fu_112</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>14</item>
</second>
</item>
<item>
<first>sh_assign_fu_88</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>10</item>
</second>
</item>
<item>
<first>tmp_13_fu_152</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>21</item>
</second>
</item>
<item>
<first>tmp_14_fu_156</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>22</item>
</second>
</item>
<item>
<first>tmp_3_i_i_cast2_fu_80</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>8</item>
</second>
</item>
<item>
<first>tmp_3_i_i_fu_70</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>7</item>
</second>
</item>
<item>
<first>tmp_5_i_i_cast_fu_108</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>13</item>
</second>
</item>
<item>
<first>tmp_5_i_i_fu_102</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>12</item>
</second>
</item>
<item>
<first>tmp_7_i_i_fu_128</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>17</item>
</second>
</item>
<item>
<first>tmp_8_i_i_fu_132</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>18</item>
</second>
</item>
<item>
<first>tmp_fu_144</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>20</item>
</second>
</item>
<item>
<first>tmp_i_i_fu_138</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>19</item>
</second>
</item>
<item>
<first>tmp_i_i_i_cast1_fu_84</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>9</item>
</second>
</item>
</dp_fu_nodes_expression>
<dp_fu_nodes_module>
<count>0</count>
<item_version>0</item_version>
</dp_fu_nodes_module>
<dp_fu_nodes_io>
<count>1</count>
<item_version>0</item_version>
<item>
<first>x_read_read_fu_38</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>2</item>
</second>
</item>
</dp_fu_nodes_io>
<return_ports>
<count>1</count>
<item_version>0</item_version>
<item>
<first>ap_return</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>26</item>
</second>
</item>
</return_ports>
<dp_mem_port_nodes class_id="54" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</dp_mem_port_nodes>
<dp_reg_nodes>
<count>2</count>
<item_version>0</item_version>
<item>
<first>185</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>4</item>
</second>
</item>
<item>
<first>190</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>23</item>
</second>
</item>
</dp_reg_nodes>
<dp_regname_nodes>
<count>2</count>
<item_version>0</item_version>
<item>
<first>p_Result_s_reg_185</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>4</item>
</second>
</item>
<item>
<first>p_Val2_2_reg_190</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>23</item>
</second>
</item>
</dp_regname_nodes>
<dp_reg_phi>
<count>0</count>
<item_version>0</item_version>
</dp_reg_phi>
<dp_regname_phi>
<count>0</count>
<item_version>0</item_version>
</dp_regname_phi>
<dp_port_io_nodes class_id="55" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="56" tracking_level="0" version="0">
<first>x</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>read</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>2</item>
</second>
</item>
</second>
</item>
</dp_port_io_nodes>
<port2core class_id="57" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</port2core>
<node2core>
<count>0</count>
<item_version>0</item_version>
</node2core>
</syndb>
</boost_serialization>
|
------------------------------------------------------------------------------
-- --
-- GNAT RUN-TIME COMPONENTS --
-- --
-- G N A T . C A S E _ U T I L --
-- --
-- S p e c --
-- --
-- Copyright (C) 1995-2010, AdaCore --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 3, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. --
-- --
-- As a special exception under Section 7 of GPL version 3, you are granted --
-- additional permissions described in the GCC Runtime Library Exception, --
-- version 3.1, as published by the Free Software Foundation. --
-- --
-- You should have received a copy of the GNU General Public License and --
-- a copy of the GCC Runtime Library Exception along with this program; --
-- see the files COPYING3 and COPYING.RUNTIME respectively. If not, see --
-- <http://www.gnu.org/licenses/>. --
-- --
-- GNAT was originally developed by the GNAT team at New York University. --
-- Extensive contributions were provided by Ada Core Technologies Inc. --
-- --
------------------------------------------------------------------------------
-- Simple casing functions
-- This package provides simple casing functions that do not require the
-- overhead of the full casing tables found in Ada.Characters.Handling.
-- Note: actual code is found in System.Case_Util, which is used internally
-- by the GNAT run time. Applications programs should always use this package
-- rather than using System.Case_Util directly.
with System.Case_Util;
package GNAT.Case_Util is
pragma Pure;
pragma Elaborate_Body;
-- The elaborate body is because we have a dummy body to deal with
-- bootstrap path problems (we used to have a real body, and now we don't
-- need it any more, but the bootstrap requires that we have a dummy body,
-- since otherwise the old body gets picked up.
-- Note: all the following functions handle the full Latin-1 set
function To_Upper (A : Character) return Character
renames System.Case_Util.To_Upper;
-- Converts A to upper case if it is a lower case letter, otherwise
-- returns the input argument unchanged.
procedure To_Upper (A : in out String)
renames System.Case_Util.To_Upper;
-- Folds all characters of string A to upper case
function To_Lower (A : Character) return Character
renames System.Case_Util.To_Lower;
-- Converts A to lower case if it is an upper case letter, otherwise
-- returns the input argument unchanged.
procedure To_Lower (A : in out String)
renames System.Case_Util.To_Lower;
-- Folds all characters of string A to lower case
procedure To_Mixed (A : in out String)
renames System.Case_Util.To_Mixed;
-- Converts A to mixed case (i.e. lower case, except for initial
-- character and any character after an underscore, which are
-- converted to upper case.
end GNAT.Case_Util;
|
-- This file is covered by the Internet Software Consortium (ISC) License
-- Reference: ../License.txt
with Ada.Strings.Unbounded;
with Ada.Containers;
package HelperText is
package SU renames Ada.Strings.Unbounded;
package CON renames Ada.Containers;
subtype Text is SU.Unbounded_String;
type Line_Markers is private;
blank : constant Text := SU.Null_Unbounded_String;
-- unpadded numeric image
function int2str (A : Integer) return String;
function int2text (A : Integer) return Text;
-- Trim both sides
function trim (S : String) return String;
-- converters : Text <==> String
function USS (US : Text) return String;
function SUS (S : String) return Text;
-- True if strings are identical
function equivalent (A, B : Text) return Boolean;
function equivalent (A : Text; B : String) return Boolean;
-- Used for mapped containers
function hash (key : Text) return CON.Hash_Type;
-- True if the string is zero length
function IsBlank (US : Text) return Boolean;
function IsBlank (S : String) return Boolean;
-- shorthand for index
function contains (S : String; fragment : String) return Boolean;
function contains (US : Text; fragment : String) return Boolean;
-- Return True if S terminates with fragment exactly
function trails (S : String; fragment : String) return Boolean;
function trails (US : Text; fragment : String) return Boolean;
-- Return True if S leads with fragment exactly
function leads (S : String; fragment : String) return Boolean;
function leads (US : Text; fragment : String) return Boolean;
-- Convert to uppercase
function uppercase (US : Text) return Text;
function uppercase (S : String) return String;
-- Convert to lowercase
function lowercase (US : Text) return Text;
function lowercase (S : String) return String;
-- Head (keep all but last delimiter and field)
function head (US : Text; delimiter : Text) return Text;
function head (S : String; delimiter : String) return String;
-- Tail (keep only last field)
function tail (US : Text; delimiter : Text) return Text;
function tail (S : String; delimiter : String) return String;
-- Return half of a string split by separator
function part_1 (S : String; separator : String := "/") return String;
function part_2 (S : String; separator : String := "/") return String;
-- Numeric image with left-padded zeros
function zeropad (N : Natural; places : Positive) return String;
-- Returns index of first character of fragment (0 if not found)
function start_index (S : String; fragment : String) return Natural;
-- Replace substring with another string
function replace_substring (US : Text;
old_string : String;
new_string : String) return Text;
-- returns S(S'First + left_offset .. S'Last - right_offset)
function substring (S : String; left_offset, right_offset : Natural) return String;
-- Iterate though block of text, LF is delimiter
procedure initialize_markers
(block_text : in String;
shuttle : out Line_Markers);
function next_line_present
(block_text : in String;
shuttle : in out Line_Markers)
return Boolean;
function next_line_with_content_present
(block_text : in String;
start_with : in String;
shuttle : in out Line_Markers)
return Boolean;
function extract_line
(block_text : in String;
shuttle : in Line_Markers)
return String;
function extract_file
(block_text : in String;
shuttle : in out Line_Markers;
file_size : in Natural)
return String;
-- True when trailing white space detected
function trailing_whitespace_present (line : String) return Boolean;
-- True when tab preceded by space character is present
function trapped_space_character_present (line : String) return Boolean;
-- Returns number of instances of a given character in a given string
function count_char (S : String; focus : Character) return Natural;
-- Returns string that is 'First + offset to index(end_marker) - 1
function partial_search
(fullstr : String;
offset : Natural;
end_marker : String) return String;
-- returns first character through (not including) the first line feed (if it exists)
function first_line (S : String) return String;
-- convert boolean to lowercase string
function bool2str (A : Boolean) return String;
function bool2text (A : Boolean) return Text;
-- Return contents of exact line given a block of lines (delimited by LF) and a line number
function specific_line (S : String; line_number : Positive) return String;
-- Given a single line (presumably no line feeds) with data separated by <delimited>,
-- return the field given by field_number (starts counting at 1).
function specific_field
(S : String;
field_number : Positive;
delimiter : String := " ") return String;
-- Replace a single character with another single character (first found)
function replace (S : String; reject, shiny : Character) return String;
-- Replace single character with another single character (all found)
function replace_all (S : String; reject, shiny : Character) return String;
-- Search entire string S for focus character and replace all instances with substring
function replace_char (S : String; focus : Character; substring : String) return String;
-- Filters out control characters from String S
function strip_control (S : String) return String;
-- Replaces 2 or more consecutive spaces with a single space
function strip_excessive_spaces (S : String) return String;
-- Escape certain characters per json specification
function json_escape (S : String) return String;
-- Return input surrounded by double quotation marks
function DQ (txt : String) return String;
-- Return input surrounded by single quotation marks
function SQ (txt : String) return String;
-- Returns literal surrounded by single quotes
function shell_quoted (txt : String) return String;
private
single_LF : constant String (1 .. 1) := (1 => ASCII.LF);
type Line_Markers is
record
back_marker : Natural := 0;
front_marker : Natural := 0;
zero_length : Boolean := False;
utilized : Boolean := False;
end record;
end HelperText;
|
-- C97302A.ADA
-- Grant of Unlimited Rights
--
-- Under contracts F33600-87-D-0337, F33600-84-D-0280, MDA903-79-C-0687,
-- F08630-91-C-0015, and DCA100-97-D-0025, the U.S. Government obtained
-- unlimited rights in the software and documentation contained herein.
-- Unlimited rights are defined in DFAR 252.227-7013(a)(19). By making
-- this public release, the Government intends to confer upon all
-- recipients unlimited rights equal to those held by the Government.
-- These rights include rights to use, duplicate, release or disclose the
-- released technical data and computer software in whole or in part, in
-- any manner and for any purpose whatsoever, and to have or permit others
-- to do so.
--
-- DISCLAIMER
--
-- ALL MATERIALS OR INFORMATION HEREIN RELEASED, MADE AVAILABLE OR
-- DISCLOSED ARE AS IS. THE GOVERNMENT MAKES NO EXPRESS OR IMPLIED
-- WARRANTY AS TO ANY MATTER WHATSOEVER, INCLUDING THE CONDITIONS OF THE
-- SOFTWARE, DOCUMENTATION OR OTHER INFORMATION RELEASED, MADE AVAILABLE
-- OR DISCLOSED, OR THE OWNERSHIP, MERCHANTABILITY, OR FITNESS FOR A
-- PARTICULAR PURPOSE OF SAID MATERIAL.
--*
-- CHECK THAT WHENEVER AN INDEX IS PRESENT IN A TIMED_ENTRY_CALL, IT
-- IS EVALUATED BEFORE ANY PARAMETER ASSOCIATIONS ARE EVALUATED, AND
-- PARAMETER ASSOCIATIONS ARE EVALUATED BEFORE THE DELAY EXPRESSION.
-- THEN A RENDEZVOUS IS ATTEMPTED.
-- RJW 3/31/86
with Impdef;
WITH REPORT; USE REPORT;
WITH CALENDAR; USE CALENDAR;
PROCEDURE C97302A IS
INDEX_COMPUTED : BOOLEAN := FALSE;
PARAM_COMPUTED : BOOLEAN := FALSE;
DELAY_COMPUTED : BOOLEAN := FALSE;
BEGIN
TEST ("C97302A", "CHECK THAT WHENEVER AN INDEX IS PRESENT IN " &
"A TIMED_ENTRY_CALL, IT IS EVALUATED BEFORE " &
"ANY PARAMETER ASSOCIATIONS ARE EVALUATED, " &
"AND PARAMETER ASSOCIATIONS ARE EVALUATED " &
"BEFORE THE DELAY EXPRESSION" );
DECLARE
WAIT_TIME : DURATION := 3.0 * Impdef.One_Second;
TYPE SHORT IS RANGE 10 .. 20;
TASK T IS
ENTRY DO_IT_NOW_OR_WAIT
( SHORT )
( DID_YOU_DO_IT : IN BOOLEAN );
ENTRY KEEP_ALIVE;
END T;
TASK BODY T IS
BEGIN
ACCEPT KEEP_ALIVE;
END T;
FUNCTION F1 (X : SHORT) RETURN SHORT IS
BEGIN
INDEX_COMPUTED := TRUE;
RETURN (15);
END F1;
FUNCTION F2 RETURN BOOLEAN IS
BEGIN
IF INDEX_COMPUTED THEN
NULL;
ELSE
FAILED ( "INDEX NOT EVALUATED FIRST" );
END IF;
PARAM_COMPUTED := TRUE;
RETURN (FALSE);
END F2;
FUNCTION F3 RETURN DURATION IS
BEGIN
IF PARAM_COMPUTED THEN
NULL;
ELSE
FAILED ( "PARAMETERS NOT EVALUATED BEFORE DELAY " &
"EXPRESSION" );
END IF;
DELAY_COMPUTED := TRUE;
RETURN (WAIT_TIME);
END;
BEGIN
SELECT
T.DO_IT_NOW_OR_WAIT
( F1 (15) )
( NOT F2 );
FAILED ("RENDEZVOUS OCCURRED");
OR
DELAY F3;
END SELECT;
T.KEEP_ALIVE;
END; -- END OF BLOCK CONTAINING THE ENTRY CALLS.
IF DELAY_COMPUTED THEN
NULL;
ELSE
FAILED( "DELAY EXPRESSION NOT EVALUATED" );
END IF;
RESULT;
END C97302A;
|
with Numerics, Numerics.Sparse_Matrices, Numerics.Sparse_Matrices.CSparse;
use Numerics, Numerics.Sparse_Matrices, Numerics.Sparse_Matrices.CSparse;
with Ada.Text_IO; use Ada.Text_IO;
with Ada.Containers; use Ada.Containers;
procedure Linear_Solver_Test is
use Real_IO, Int_IO, Real_Functions;
Mat : Sparse_Matrix;
LU : LU_Type;
SX : Sparse_Vector;
SB : Sparse_Vector;
SY : Sparse_Vector;
Y : Sparse_Vector;
Dir : String := "matrices/sparse-triplet/zero-based/";
Res : Real;
begin
Put ("Read Matrix . . .");
------ Rectangular Matrices -----------------
-- Mat := Read_Sparse_Triplet (Dir & "ash219_st.txt"); -- 3.6K
-- Mat := Transpose (Mat) * Mat;
------ Square Matrices ----------------------
-- Mat := Read_Sparse_Triplet (Dir & "a5by5_st.txt"); -- 611
-- Mat := Read_Sparse_Triplet (Dir & "bcsstk01_st.txt"); -- 4.9K
Mat := Read_Sparse_Triplet (Dir & "bcsstk16_st.txt"); -- 3.7M
-- Mat := Read_Sparse_Triplet (Dir & "fs_183_1_st.txt"); -- 24K
-- Mat := Read_Sparse_Triplet (Dir & "kershaw_st.txt"); -- 564
-- Mat := Read_Sparse_Triplet (Dir & "t1_st.txt"); -- 80
-- Mat := Read_Sparse_Triplet (Dir & "west0067_st.txt"); -- 3.9K
Put_Line ("finished");
----- Print matrix' info --------------
Put ("Size of matrix: ");
Put (N_Row (Mat), 0); Put (" x "); Put (N_Col (Mat), 0); New_Line;
Put ("Number of entries: "); Put (Number_Of_Elements (Mat), 0); New_Line;
----- Set size of vectors X and B ----
Set_Length (SB, N_Col (Mat)); Set_Length (SX, N_Col (Mat));
----- Begin LU Decomposition ---------
Put ("LU Decomposition . . .");
LU := LU_Decomposition (Mat);
Put_Line ("finished");
------ Begin tests ------------------------
Put_Line ("Begin testing . . .");
for K in 1 .. 10 loop
Put ("Trial "); Put (K, Width => 2); Put (": ");
for I in 1 .. N_Col (Mat) loop
Set (SB, I, (10.0 * Rand) ** 10 * Sin (10.0 * Rand));
end loop;
SX := Solve (LU, SB);
SY := SB - Mat * SX;
Y := SB - Mat * Solve (Mat, SB);
-- Res := Norm (SY - Y);
-- Res := Norm (Y) / Real'Max (1.0, Norm (SB));
-- Put (" Norm (Res) = "); Put (Res, Fore => 1, Aft => 1, Exp => 3);
-- Put_Line (if Res > 1.0e-10 then " ***" else "");
end loop;
Put_Line ("tests completed");
end loop;
---- Free memory allocated by LU : LU_Type -------
Free (LU);
end Linear_Solver_Test;
|
-----------------------------------------------------------------------
-- util-streams-raw -- Raw streams (OS specific)
-- Copyright (C) 2011, 2016, 2018, 2019 Stephane Carrez
-- Written by Stephane Carrez (Stephane.Carrez@gmail.com)
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-----------------------------------------------------------------------
with Ada.IO_Exceptions;
with Interfaces.C;
package body Util.Streams.Raw is
use Util.Systems.Os;
use type Util.Systems.Types.File_Type;
-- GNAT 2018 issues a warning due to the use type Interfaces.C.int clause.
-- But gcc 7.3 and older fails to compile and requires this use clause.
pragma Warnings (Off);
use type Interfaces.C.int;
pragma Warnings (On);
-- -----------------------
-- Initialize the raw stream to read and write on the given file descriptor.
-- -----------------------
procedure Initialize (Stream : in out Raw_Stream;
File : in File_Type) is
begin
if Stream.File /= NO_FILE then
raise Ada.IO_Exceptions.Status_Error;
end if;
Stream.File := File;
end Initialize;
-- -----------------------
-- Get the file descriptor associated with the stream.
-- -----------------------
function Get_File (Stream : in Raw_Stream) return Util.Systems.Os.File_Type is
begin
return Stream.File;
end Get_File;
-- -----------------------
-- Set the file descriptor to be used by the stream.
-- -----------------------
procedure Set_File (Stream : in out Raw_Stream;
File : in Util.Systems.Os.File_Type) is
begin
Stream.File := File;
end Set_File;
-- -----------------------
-- Close the stream.
-- -----------------------
overriding
procedure Close (Stream : in out Raw_Stream) is
begin
if Stream.File /= NO_FILE then
if Close (Stream.File) /= 0 then
raise Ada.IO_Exceptions.Device_Error;
end if;
Stream.File := NO_FILE;
end if;
end Close;
-- -----------------------
-- Write the buffer array to the output stream.
-- -----------------------
procedure Write (Stream : in out Raw_Stream;
Buffer : in Ada.Streams.Stream_Element_Array) is
begin
if Write (Stream.File, Buffer'Address, Buffer'Length) < 0 then
raise Ada.IO_Exceptions.Device_Error;
end if;
end Write;
-- -----------------------
-- Read into the buffer as many bytes as possible and return in
-- <b>last</b> the position of the last byte read.
-- -----------------------
procedure Read (Stream : in out Raw_Stream;
Into : out Ada.Streams.Stream_Element_Array;
Last : out Ada.Streams.Stream_Element_Offset) is
Res : Ssize_T;
begin
Res := Read (Stream.File, Into'Address, Into'Length);
if Res < 0 then
raise Ada.IO_Exceptions.Device_Error;
end if;
Last := Into'First + Ada.Streams.Stream_Element_Offset (Res) - 1;
end Read;
-- -----------------------
-- Reposition the read/write file offset.
-- -----------------------
procedure Seek (Stream : in out Raw_Stream;
Pos : in Util.Systems.Types.off_t;
Mode : in Util.Systems.Types.Seek_Mode) is
-- use type Util.Systems.Types.off_t;
Res : Util.Systems.Types.off_t;
begin
Res := Sys_Lseek (Stream.File, Pos, Mode);
if Res < 0 then
raise Ada.IO_Exceptions.Device_Error;
end if;
end Seek;
-- -----------------------
-- Flush the stream and release the buffer.
-- -----------------------
procedure Finalize (Object : in out Raw_Stream) is
begin
Close (Object);
end Finalize;
end Util.Streams.Raw;
|
pragma License (Unrestricted);
-- Ada 2005
with Ada.Iterator_Interfaces;
private with Ada.Containers.Copy_On_Write;
private with Ada.Containers.Hash_Tables;
private with Ada.Finalization;
private with Ada.Streams;
generic
type Key_Type (<>) is private;
type Element_Type (<>) is private;
with function Hash (Key : Key_Type) return Hash_Type;
with function Equivalent_Keys (Left, Right : Key_Type) return Boolean;
with function "=" (Left, Right : Element_Type) return Boolean is <>;
package Ada.Containers.Indefinite_Hashed_Maps is
pragma Preelaborate;
pragma Remote_Types;
type Map is tagged private
with
Constant_Indexing => Constant_Reference,
Variable_Indexing => Reference,
Default_Iterator => Iterate,
Iterator_Element => Element_Type;
pragma Preelaborable_Initialization (Map);
type Cursor is private;
pragma Preelaborable_Initialization (Cursor);
-- modified
-- Empty_Map : constant Map;
function Empty_Map return Map;
No_Element : constant Cursor;
function Has_Element (Position : Cursor) return Boolean;
package Map_Iterator_Interfaces is
new Iterator_Interfaces (Cursor, Has_Element);
overriding function "=" (Left, Right : Map) return Boolean;
function Capacity (Container : Map) return Count_Type;
procedure Reserve_Capacity (
Container : in out Map;
Capacity : Count_Type);
function Length (Container : Map) return Count_Type;
function Is_Empty (Container : Map) return Boolean;
procedure Clear (Container : in out Map);
function Key (Position : Cursor) return Key_Type;
-- diff
-- diff
-- diff
function Element (Position : Cursor) return Element_Type;
procedure Replace_Element (
Container : in out Map;
Position : Cursor;
New_Item : Element_Type);
procedure Query_Element (
Position : Cursor;
Process : not null access procedure (
Key : Key_Type;
Element : Element_Type));
-- modified
procedure Update_Element (
Container : in out Map'Class; -- not primitive
Position : Cursor;
Process : not null access procedure (
Key : Key_Type;
Element : in out Element_Type));
type Constant_Reference_Type (
Element : not null access constant Element_Type) is private
with Implicit_Dereference => Element;
type Reference_Type (Element : not null access Element_Type) is private
with Implicit_Dereference => Element;
function Constant_Reference (Container : aliased Map; Position : Cursor)
return Constant_Reference_Type;
function Reference (Container : aliased in out Map; Position : Cursor)
return Reference_Type;
function Constant_Reference (Container : aliased Map; Key : Key_Type)
return Constant_Reference_Type;
function Reference (Container : aliased in out Map; Key : Key_Type)
return Reference_Type;
procedure Assign (Target : in out Map; Source : Map);
function Copy (Source : Map; Capacity : Count_Type := 0) return Map;
procedure Move (Target : in out Map; Source : in out Map);
procedure Insert (
Container : in out Map;
Key : Key_Type;
New_Item : Element_Type;
Position : out Cursor;
Inserted : out Boolean);
-- diff (Insert)
--
--
--
--
procedure Insert (
Container : in out Map;
Key : Key_Type;
New_Item : Element_Type);
procedure Include (
Container : in out Map;
Key : Key_Type;
New_Item : Element_Type);
procedure Replace (
Container : in out Map;
Key : Key_Type;
New_Item : Element_Type);
procedure Exclude (Container : in out Map; Key : Key_Type);
procedure Delete (Container : in out Map; Key : Key_Type);
procedure Delete (Container : in out Map; Position : in out Cursor);
function First (Container : Map) return Cursor;
function Next (Position : Cursor) return Cursor;
procedure Next (Position : in out Cursor);
function Find (Container : Map; Key : Key_Type) return Cursor;
-- modified
function Element (
Container : Map'Class; -- not primitive
Key : Key_Type)
return Element_Type;
function Contains (Container : Map; Key : Key_Type) return Boolean;
function Equivalent_Keys (Left, Right : Cursor) return Boolean;
function Equivalent_Keys (Left : Cursor; Right : Key_Type) return Boolean;
function Equivalent_Keys (Left : Key_Type; Right : Cursor) return Boolean;
-- modified
procedure Iterate (
Container : Map'Class; -- not primitive
Process : not null access procedure (Position : Cursor));
-- modified
function Iterate (Container : Map'Class) -- not primitive
return Map_Iterator_Interfaces.Forward_Iterator'Class;
-- diff (Equivalent)
--
--
--
--
--
private
type Key_Access is access Key_Type;
type Element_Access is access Element_Type;
type Node is limited record
Super : aliased Hash_Tables.Node;
Key : Key_Access;
Element : Element_Access;
end record;
-- place Super at first whether Element_Type is controlled-type
for Node use record
Super at 0 range 0 .. Hash_Tables.Node_Size - 1;
end record;
type Data is limited record
Super : aliased Copy_On_Write.Data;
Table : Hash_Tables.Table_Access := null;
Length : Count_Type := 0;
end record;
type Data_Access is access Data;
type Map is new Finalization.Controlled with record
Super : aliased Copy_On_Write.Container;
-- diff
end record;
overriding procedure Adjust (Object : in out Map);
overriding procedure Finalize (Object : in out Map)
renames Clear;
type Cursor is access Node;
-- diff (Key_Reference_Type)
--
type Constant_Reference_Type (
Element : not null access constant Element_Type) is null record;
type Reference_Type (Element : not null access Element_Type) is null record;
type Map_Access is access constant Map;
for Map_Access'Storage_Size use 0;
type Map_Iterator is
new Map_Iterator_Interfaces.Forward_Iterator with
record
First : Cursor;
end record;
overriding function First (Object : Map_Iterator) return Cursor;
overriding function Next (Object : Map_Iterator; Position : Cursor)
return Cursor;
package Streaming is
procedure Read (
Stream : not null access Streams.Root_Stream_Type'Class;
Item : out Map);
procedure Write (
Stream : not null access Streams.Root_Stream_Type'Class;
Item : Map);
procedure Missing_Read (
Stream : access Streams.Root_Stream_Type'Class;
Item : out Cursor)
with Import,
Convention => Ada, External_Name => "__drake_program_error";
procedure Missing_Write (
Stream : access Streams.Root_Stream_Type'Class;
Item : Cursor)
with Import,
Convention => Ada, External_Name => "__drake_program_error";
-- diff (Missing_Read)
--
--
--
--
-- diff (Missing_Write)
--
--
--
--
procedure Missing_Read (
Stream : access Streams.Root_Stream_Type'Class;
Item : out Constant_Reference_Type)
with Import,
Convention => Ada, External_Name => "__drake_program_error";
procedure Missing_Write (
Stream : access Streams.Root_Stream_Type'Class;
Item : Constant_Reference_Type)
with Import,
Convention => Ada, External_Name => "__drake_program_error";
procedure Missing_Read (
Stream : access Streams.Root_Stream_Type'Class;
Item : out Reference_Type)
with Import,
Convention => Ada, External_Name => "__drake_program_error";
procedure Missing_Write (
Stream : access Streams.Root_Stream_Type'Class;
Item : Reference_Type)
with Import,
Convention => Ada, External_Name => "__drake_program_error";
end Streaming;
for Map'Read use Streaming.Read;
for Map'Write use Streaming.Write;
for Cursor'Read use Streaming.Missing_Read;
for Cursor'Write use Streaming.Missing_Write;
-- diff ('Read)
-- diff ('Write)
for Constant_Reference_Type'Read use Streaming.Missing_Read;
for Constant_Reference_Type'Write use Streaming.Missing_Write;
for Reference_Type'Read use Streaming.Missing_Read;
for Reference_Type'Write use Streaming.Missing_Write;
No_Element : constant Cursor := null;
end Ada.Containers.Indefinite_Hashed_Maps;
|
-- Copyright 2004-2015 Free Software Foundation, Inc.
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
package body Bar is
procedure Do_Nothing (E : Void_Star) is
begin
null;
end Do_Nothing;
end Bar;
|
------------------------------------------------------------------------------
-- G E L A A S I S --
-- ASIS implementation for Gela project, a portable Ada compiler --
-- http://gela.ada-ru.org --
-- - - - - - - - - - - - - - - - --
-- Read copyright and license at the end of this file --
------------------------------------------------------------------------------
-- $Revision: 209 $ $Date: 2013-11-30 21:03:24 +0200 (Сб., 30 нояб. 2013) $
with Gela.Classificators.Cache;
package body Gela.Classificators.UTF_16 is
package Cache is new Classificators.Cache (To_Character_Class);
----------------
-- Initialize --
----------------
procedure Initialize is
begin
Cache.Initialize;
end Initialize;
----------
-- Read --
----------
procedure Read
(Object : in out Classificator;
Input : in out Source_Buffers.Cursor;
Buffer : in out Character_Class_Buffers.Character_Class_Buffer)
is
use Gela.Source_Buffers;
use Gela.Character_Class_Buffers;
Full : Boolean;
Code : Code_Unit;
Item : Code_Point;
Item_2 : Code_Point;
Class : Character_Class;
Skip : Boolean;
begin
loop
Code := Element (Input);
Item := Code_Unit'Pos (Code);
Next (Input);
Code := Element (Input);
Item := Item + 256 * Code_Unit'Pos (Code);
if Item = 0 then
Class := Cache.Get_Character_Class (Item);
Put (Buffer, Class, Full);
Put (Buffer, Class, Full);
exit;
elsif Item in 16#D800# .. 16#DBFF# then
Next (Input);
Code := Element (Input);
Item_2 := Code_Unit'Pos (Code);
Next (Input);
Code := Element (Input);
Item_2 := Item_2 + 256 * Code_Unit'Pos (Code);
Item := (Item - 16#D800#) * 2 ** 10 + (Item_2 - 16#DC00#);
Skip := True;
else
Skip := False;
end if;
Class := Cache.Get_Character_Class (Item);
Put (Buffer, Class, Full);
Next (Input);
Put (Buffer, Skip_Code, Full);
if Skip then
Put (Buffer, Skip_Code, Full);
Put (Buffer, Skip_Code, Full);
end if;
if Full then
Put (Buffer, End_Of_Buffer, Full);
return;
end if;
end loop;
end Read;
end Gela.Classificators.UTF_16;
------------------------------------------------------------------------------
-- Copyright (c) 2009, Maxim Reznik
-- All rights reserved.
--
-- Redistribution and use in source and binary forms, with or without
-- modification, are permitted provided that the following conditions are met:
--
-- * Redistributions of source code must retain the above copyright notice,
-- this list of conditions and the following disclaimer.
-- * Redistributions in binary form must reproduce the above copyright
-- notice, this list of conditions and the following disclaimer in the
-- documentation and/or other materials provided with the distribution.
-- * Neither the name of the Maxim Reznik, IE nor the names of its
-- contributors may be used to endorse or promote products derived from
-- this software without specific prior written permission.
--
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-- IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-- ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-- POSSIBILITY OF SUCH DAMAGE.
--
------------------------------------------------------------------------------
|
-- ////////////////////////////////////////////////////////////
-- //
-- // SFML - Simple and Fast Multimedia Library
-- // Copyright (C) 2007-2009 Laurent Gomila (laurent.gom@gmail.com)
-- //
-- // This software is provided 'as-is', without any express or implied warranty.
-- // In no event will the authors be held liable for any damages arising from the use of this software.
-- //
-- // Permission is granted to anyone to use this software for any purpose,
-- // including commercial applications, and to alter it and redistribute it freely,
-- // subject to the following restrictions:
-- //
-- // 1. The origin of this software must not be misrepresented;
-- // you must not claim that you wrote the original software.
-- // If you use this software in a product, an acknowledgment
-- // in the product documentation would be appreciated but is not required.
-- //
-- // 2. Altered source versions must be plainly marked as such,
-- // and must not be misrepresented as being the original software.
-- //
-- // 3. This notice may not be removed or altered from any source distribution.
-- //
-- ////////////////////////////////////////////////////////////
-- ////////////////////////////////////////////////////////////
-- // Headers
-- ////////////////////////////////////////////////////////////
with Interfaces.C.Strings;
package body Sf.Network.Packet is
use Interfaces.C.Strings;
-- ////////////////////////////////////////////////////////////
-- /// Functions to extract data from a packet
-- ///
-- /// \param Packet : Packet to read
-- ///
-- ////////////////////////////////////////////////////////////
procedure sfPacket_ReadString (Packet : sfPacket_Ptr; Str : out String) is
procedure Internal (Packet : sfPacket_Ptr; Str : chars_ptr);
pragma Import (C, Internal, "sfPacket_ReadString");
Temp : chars_ptr;
begin
Internal (Packet, Temp);
Str := Value (Temp) (Str'RANGE);
Free (Temp);
end sfPacket_ReadString;
-- ////////////////////////////////////////////////////////////
-- /// Functions to insert data into a packet
-- ///
-- /// \param Packet : Packet to write
-- ///
-- ////////////////////////////////////////////////////////////
procedure sfPacket_WriteString (Packet : sfPacket_Ptr; Str : String) is
procedure Internal (Packet : sfPacket_Ptr; Str : chars_ptr);
pragma Import (C, Internal, "sfPacket_WriteString");
Temp : chars_ptr := New_String (Str);
begin
Internal (Packet, Temp);
Free (Temp);
end sfPacket_WriteString;
end Sf.Network.Packet;
|
with Interfaces; use Interfaces;
package body Natools.Static_Maps.Web.Sites.Commands is
P : constant array (0 .. 3) of Natural :=
(1, 8, 12, 14);
T1 : constant array (0 .. 3) of Unsigned_8 :=
(10, 1, 30, 27);
T2 : constant array (0 .. 3) of Unsigned_8 :=
(17, 10, 22, 38);
G : constant array (0 .. 39) of Unsigned_8 :=
(0, 12, 0, 8, 16, 0, 13, 0, 0, 0, 0, 0, 0, 17, 15, 0, 2, 0, 0, 0, 11,
4, 14, 0, 12, 0, 3, 0, 0, 1, 13, 0, 16, 0, 6, 1, 0, 0, 13, 0);
function Hash (S : String) return Natural is
F : constant Natural := S'First - 1;
L : constant Natural := S'Length;
F1, F2 : Natural := 0;
J : Natural;
begin
for K in P'Range loop
exit when L < P (K);
J := Character'Pos (S (P (K) + F));
F1 := (F1 + Natural (T1 (K)) * J) mod 40;
F2 := (F2 + Natural (T2 (K)) * J) mod 40;
end loop;
return (Natural (G (F1)) + Natural (G (F2))) mod 19;
end Hash;
end Natools.Static_Maps.Web.Sites.Commands;
|
-----------------------------------------------------------------------
-- gen-artifacts-docs -- Artifact for documentation
-- Copyright (C) 2012, 2015, 2017, 2018, 2019, 2020 Stephane Carrez
-- Written by Stephane Carrez (Stephane.Carrez@gmail.com)
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-----------------------------------------------------------------------
with Ada.Containers.Indefinite_Vectors;
with Ada.Containers.Indefinite_Hashed_Maps;
with Ada.Strings.Hash;
with Ada.Strings.Unbounded;
with Ada.Text_IO;
with Gen.Model.Packages;
private with Util.Strings.Maps;
-- with Asis;
-- with Asis.Text;
-- with Asis.Elements;
-- with Asis.Exceptions;
-- with Asis.Errors;
-- with Asis.Implementation;
-- with Asis.Elements;
-- with Asis.Declarations;
-- The <b>Gen.Artifacts.Docs</b> package is an artifact for the generation of
-- application documentation. Its purpose is to scan the project source files
-- and extract some interesting information for a developer's guide. The artifact
-- scans the Ada source files, the XML configuration files, the XHTML files.
--
-- The generated documentation is intended to be published on a web site.
-- The Google Wiki style is generated by default.
--
-- 1/ In the first step, the project files are scanned and the useful
-- documentation is extracted.
--
-- 2/ In the second step, the documentation is merged and reconciled. Links to
-- documentation pages and references are setup and the final pages are generated.
--
-- Ada
-- ---
-- The documentation starts at the first '== TITLE ==' marker and finishes before the
-- package specification.
--
-- XHTML
-- -----
-- Same as Ada.
--
-- XML Files
-- ----------
-- The documentation is part of the XML and the <b>documentation</b> or <b>description</b>
-- tags are extracted.
package Gen.Artifacts.Docs is
-- Tag marker (same as Java).
TAG_CHAR : constant Character := '@';
-- Specific tags recognized when analyzing the documentation.
TAG_AUTHOR : constant String := "author";
TAG_TITLE : constant String := "title";
TAG_INCLUDE : constant String := "include";
TAG_INCLUDE_CONFIG : constant String := "include-config";
TAG_INCLUDE_BEAN : constant String := "include-bean";
TAG_INCLUDE_QUERY : constant String := "include-query";
TAG_INCLUDE_PERM : constant String := "include-permission";
TAG_INCLUDE_DOC : constant String := "include-doc";
TAG_SEE : constant String := "see";
Unknown_Tag : exception;
type Doc_Format is (DOC_MARKDOWN, DOC_WIKI_GOOGLE);
-- ------------------------------
-- Documentation artifact
-- ------------------------------
type Artifact is new Gen.Artifacts.Artifact with private;
-- Prepare the model after all the configuration files have been read and before
-- actually invoking the generation.
overriding
procedure Prepare (Handler : in out Artifact;
Model : in out Gen.Model.Packages.Model_Definition'Class;
Context : in out Generator'Class);
-- Set the output document format to generate.
procedure Set_Format (Handler : in out Artifact;
Format : in Doc_Format;
Footer : in Boolean);
-- Load from the file a list of link definitions which can be injected in the generated doc.
-- This allows to avoid polluting the Ada code with external links.
procedure Read_Links (Handler : in out Artifact;
Path : in String);
private
type Line_Kind is (L_TEXT, L_LIST, L_LIST_ITEM, L_SEE, L_INCLUDE, L_INCLUDE_CONFIG,
L_INCLUDE_BEAN, L_INCLUDE_PERMISSION, L_INCLUDE_QUERY,
L_INCLUDE_DOC,
L_START_CODE, L_END_CODE,
L_HEADER_1, L_HEADER_2, L_HEADER_3, L_HEADER_4);
subtype Line_Include_Kind is Line_Kind range L_INCLUDE .. L_INCLUDE_QUERY;
type Line_Type (Len : Natural) is record
Kind : Line_Kind := L_TEXT;
Content : String (1 .. Len);
end record;
package Line_Vectors is
new Ada.Containers.Indefinite_Vectors (Index_Type => Positive,
Element_Type => Line_Type);
type Line_Group_Vector is array (Line_Include_Kind) of Line_Vectors.Vector;
type Doc_State is (IN_PARA, IN_SEPARATOR, IN_CODE, IN_CODE_SEPARATOR, IN_LIST);
type Document_Formatter is abstract tagged record
Links : Util.Strings.Maps.Map;
end record;
type Document_Formatter_Access is access all Document_Formatter'Class;
type File_Document is record
Name : Ada.Strings.Unbounded.Unbounded_String;
Title : Ada.Strings.Unbounded.Unbounded_String;
State : Doc_State := IN_PARA;
Line_Number : Natural := 0;
Lines : Line_Group_Vector;
Was_Included : Boolean := False;
Print_Footer : Boolean := True;
Formatter : Document_Formatter_Access;
end record;
-- Get the document name from the file document (ex: <name>.wiki or <name>.md).
function Get_Document_Name (Formatter : in Document_Formatter;
Document : in File_Document) return String is abstract;
-- Start a new document.
procedure Start_Document (Formatter : in out Document_Formatter;
Document : in File_Document;
File : in Ada.Text_IO.File_Type) is abstract;
-- Write a line in the target document formatting the line if necessary.
procedure Write_Line (Formatter : in out Document_Formatter;
File : in Ada.Text_IO.File_Type;
Line : in Line_Type) is abstract;
-- Finish the document.
procedure Finish_Document (Formatter : in out Document_Formatter;
Document : in File_Document;
File : in Ada.Text_IO.File_Type;
Source : in String) is abstract;
package Doc_Maps is
new Ada.Containers.Indefinite_Hashed_Maps (Key_Type => String,
Element_Type => File_Document,
Hash => Ada.Strings.Hash,
Equivalent_Keys => "=");
-- Include the document extract represented by <b>Name</b> into the document <b>Into</b>.
-- The included document is marked so that it will not be generated.
procedure Include (Docs : in out Doc_Maps.Map;
Into : in out File_Document;
Name : in String;
Mode : in Line_Include_Kind;
Position : in Natural);
procedure Include (Docs : in out Doc_Maps.Map;
Into : in out File_Document;
Name : in String;
Position : in Natural);
-- Generate the project documentation that was collected in <b>Docs</b>.
-- The documentation is merged so that the @include tags are replaced by the matching
-- document extracts.
procedure Generate (Docs : in out Doc_Maps.Map;
Dir : in String);
-- Returns True if the line indicates a bullet or numbered list.
function Is_List (Line : in String) return Boolean;
-- Returns True if the line indicates a code sample.
function Is_Code (Line : in String) return Boolean;
-- Append a raw text line to the document.
procedure Append_Line (Doc : in out File_Document;
Line : in String);
-- Look and analyze the tag defined on the line.
procedure Append_Tag (Doc : in out File_Document;
Tag : in String);
-- Analyse the documentation line and collect the documentation text.
procedure Append (Doc : in out File_Document;
Line : in String);
-- After having collected the documentation, terminate the document by making sure
-- the opened elements are closed.
procedure Finish (Doc : in out File_Document);
-- Set the name associated with the document extract.
procedure Set_Name (Doc : in out File_Document;
Name : in String);
-- Set the title associated with the document extract.
procedure Set_Title (Doc : in out File_Document;
Title : in String);
-- Scan the files in the directory refered to by <b>Path</b> and collect the documentation
-- in the <b>Docs</b> hashed map.
procedure Scan_Files (Handler : in out Artifact;
Path : in String;
Docs : in out Doc_Maps.Map);
-- Read the Ada specification/body file and collect the useful documentation.
-- To keep the implementation simple, we don't use the ASIS packages to scan and extract
-- the documentation. We don't need to look at the Ada specification itself. Instead,
-- we assume that the Ada source follows some Ada style guidelines.
procedure Read_Ada_File (Handler : in out Artifact;
File : in String;
Result : in out File_Document);
procedure Read_Xml_File (Handler : in out Artifact;
File : in String;
Result : in out File_Document);
type Artifact is new Gen.Artifacts.Artifact with record
Xslt_Command : Ada.Strings.Unbounded.Unbounded_String;
Format : Doc_Format := DOC_WIKI_GOOGLE;
Print_Footer : Boolean := True;
Formatter : Document_Formatter_Access;
end record;
end Gen.Artifacts.Docs;
|
------------------------------------------------------------------------------
-- --
-- GNAT RUN-TIME LIBRARY (GNARL) COMPONENTS --
-- --
-- S Y S T E M . B B . M C U _ P A R A M E T E R S --
-- --
-- S p e c --
-- --
-- Copyright (C) 2016, AdaCore --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 3, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. --
-- --
-- As a special exception under Section 7 of GPL version 3, you are granted --
-- additional permissions described in the GCC Runtime Library Exception, --
-- version 3.1, as published by the Free Software Foundation. --
-- --
-- You should have received a copy of the GNU General Public License and --
-- a copy of the GCC Runtime Library Exception along with this program; --
-- see the files COPYING3 and COPYING.RUNTIME respectively. If not, see --
-- <http://www.gnu.org/licenses/>. --
-- --
-- GNAT was originally developed by the GNAT team at New York University. --
-- Extensive contributions were provided by Ada Core Technologies Inc. --
-- --
-- The port of GNARL to bare board targets was initially developed by the --
-- Real-Time Systems Group at the Technical University of Madrid. --
-- --
------------------------------------------------------------------------------
-- This package defines MCU parameters for the SAM4S family
package System.BB.MCU_Parameters is
pragma Preelaborate;
Number_Of_Interrupts : constant := 34;
Has_FPU : constant Boolean := False;
end System.BB.MCU_Parameters;
|
with Ada.Text_IO; use Ada.Text_IO;
with Interfaces.C;
with Ada.Unchecked_Conversion;
with Ada.Unchecked_Deallocation;
with Ada.Directories; use Ada.Directories;
with System;
with Ada.Calendar;
procedure Main is
type LPCSTR is access constant Interfaces.C.char; -- winnt.h
pragma Convention (C, LPCSTR);
function LoadLibrary (lpLibFileName : LPCSTR) return System.Address;
pragma Import (Stdcall, LoadLibrary, "LoadLibraryA");
-- winbase.h :3619
type PROC is access function return Interfaces.C.int; -- windef.h :175
pragma Convention (Stdcall, PROC);
subtype FARPROC is PROC; -- windef.h :173
function GetProcAddress (hModule : System.Address; lpProcName : LPCSTR) return FARPROC; -- winbase.h :997
pragma Import (Stdcall, GetProcAddress, "GetProcAddress"); -- winbase.h :997
function As_LPCSTR is new Ada.Unchecked_Conversion (Source => System.Address, Target => LPCSTR);
S : Search_Type;
D : Directory_Entry_Type;
Only_Files : constant Filter_Type := (Ordinary_File => True, others => False);
Dll_Name : constant String := "libtest.dll";
C_Name : aliased constant String := Dll_Name & ASCII.nul;
Proc_Name : aliased constant String := "do_stuff" & ASCII.nul;
Waiting : Boolean := True;
begin
while Waiting loop
Start_Search(S, ".", Dll_Name, Only_Files);
if More_Entries(S) then
Get_Next_Entry(S, D);
declare
use Ada.Calendar;
use type System.Address;
Lib_Handle : System.Address := System.Null_Address;
Do_Stuff_Handle : FARPROC;
Ignored : Interfaces.C.int;
begin
-- Plug-in file is older than 5 seconds, we do not want to try
-- loading a plug-in not yet fully compiled.
if Modification_Time (D) < Clock - 5.0 then
Waiting := False;
Lib_Handle := LoadLibrary(As_LPCSTR(C_Name'Address));
if Lib_Handle /= System.Null_Address then
Do_Stuff_Handle := GetProcAddress(Lib_Handle, As_LPCSTR(Proc_Name'Address));
Ignored := Do_Stuff_Handle.all;
end if;
end if;
end;
end if;
end loop;
end Main; |
package access3 is
type IT is limited interface;
type T is limited new IT with null record;
type T2 is tagged limited null record;
procedure Op
(Obj_T2 : in out T2;
Obj_IT : not null access IT'Class);
end access3;
|
-- Copyright 2018-2020 Free Software Foundation, Inc.
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
package Pck is
Global_Var : Integer := 0;
end Pck;
|
-- This spec has been automatically generated from xyzzy
pragma Restrictions (No_Elaboration_Code);
pragma Ada_2012;
pragma Style_Checks (Off);
with HAL;
with System;
package STM32_SVD.PKA is
pragma Preelaborate;
---------------
-- Registers --
---------------
subtype PKA_CR_MODE_Field is HAL.UInt6;
-- PKA control register
type PKA_CR_Register is record
-- PKA Enable
EN : Boolean := False;
-- Start the operation
START : Boolean := False;
-- unspecified
Reserved_2_7 : HAL.UInt6 := 16#0#;
-- PKA operation code
MODE : PKA_CR_MODE_Field := 16#0#;
-- unspecified
Reserved_14_16 : HAL.UInt3 := 16#0#;
-- End of operation interrupt enable
PROCENDIE : Boolean := False;
-- unspecified
Reserved_18_18 : HAL.Bit := 16#0#;
-- RAM error interrupt enable
RAMERRIE : Boolean := False;
-- Address error interrupt enable
ADDRERRIE : Boolean := False;
-- unspecified
Reserved_21_31 : HAL.UInt11 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for PKA_CR_Register use record
EN at 0 range 0 .. 0;
START at 0 range 1 .. 1;
Reserved_2_7 at 0 range 2 .. 7;
MODE at 0 range 8 .. 13;
Reserved_14_16 at 0 range 14 .. 16;
PROCENDIE at 0 range 17 .. 17;
Reserved_18_18 at 0 range 18 .. 18;
RAMERRIE at 0 range 19 .. 19;
ADDRERRIE at 0 range 20 .. 20;
Reserved_21_31 at 0 range 21 .. 31;
end record;
-- PKA status register
type PKA_SR_Register is record
-- unspecified
Reserved_0_15 : HAL.UInt16;
-- Read-only. PKA operation in progress
BUSY : Boolean;
-- Read-only. PKA end of operation flag
PROCENDF : Boolean;
-- unspecified
Reserved_18_18 : HAL.Bit;
-- Read-only. PKA ram error flag
RAMERRF : Boolean;
-- Read-only. address er flag
ADDRERRF : Boolean;
-- unspecified
Reserved_21_31 : HAL.UInt11;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for PKA_SR_Register use record
Reserved_0_15 at 0 range 0 .. 15;
BUSY at 0 range 16 .. 16;
PROCENDF at 0 range 17 .. 17;
Reserved_18_18 at 0 range 18 .. 18;
RAMERRF at 0 range 19 .. 19;
ADDRERRF at 0 range 20 .. 20;
Reserved_21_31 at 0 range 21 .. 31;
end record;
-- PKA clear flag register
type PKA_CLRFR_Register is record
-- unspecified
Reserved_0_16 : HAL.UInt17 := 16#0#;
-- Write-only. clear PKA end of operation flag
PROCENDFC : Boolean := False;
-- unspecified
Reserved_18_18 : HAL.Bit := 16#0#;
-- Write-only. CLEAR PKA RAM ERROR FLAG
RAMERRFC : Boolean := False;
-- Write-only. clear address error flag
ADDRERRFC : Boolean := False;
-- unspecified
Reserved_21_31 : HAL.UInt11 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for PKA_CLRFR_Register use record
Reserved_0_16 at 0 range 0 .. 16;
PROCENDFC at 0 range 17 .. 17;
Reserved_18_18 at 0 range 18 .. 18;
RAMERRFC at 0 range 19 .. 19;
ADDRERRFC at 0 range 20 .. 20;
Reserved_21_31 at 0 range 21 .. 31;
end record;
-----------------
-- Peripherals --
-----------------
-- PKA
type PKA_Peripheral is record
-- PKA control register
PKA_CR : aliased PKA_CR_Register;
-- PKA status register
PKA_SR : aliased PKA_SR_Register;
-- PKA clear flag register
PKA_CLRFR : aliased PKA_CLRFR_Register;
end record
with Volatile;
for PKA_Peripheral use record
PKA_CR at 16#0# range 0 .. 31;
PKA_SR at 16#4# range 0 .. 31;
PKA_CLRFR at 16#8# range 0 .. 31;
end record;
-- PKA
PKA_Periph : aliased PKA_Peripheral
with Import, Address => PKA_Base;
-- PKA
SEC_PKA_Periph : aliased PKA_Peripheral
with Import, Address => SEC_PKA_Base;
end STM32_SVD.PKA;
|
------------------------------------------------------------------------------
-- --
-- ASIS-for-GNAT IMPLEMENTATION COMPONENTS --
-- --
-- A S I S . E X T E N S I O N S . I T E R A T O R --
-- --
-- B o d y --
-- --
-- Copyright (c) 2003-2006, Free Software Foundation, Inc. --
-- --
-- ASIS-for-GNAT is free software; you can redistribute it and/or modify it --
-- under terms of the GNU General Public License as published by the Free --
-- Software Foundation; either version 2, or (at your option) any later --
-- version. ASIS-for-GNAT is distributed in the hope that it will be use- --
-- ful, but WITHOUT ANY WARRANTY; without even the implied warranty of MER- --
-- CHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General --
-- Public License for more details. You should have received a copy of the --
-- GNU General Public License distributed with ASIS-for-GNAT; see file --
-- COPYING. If not, write to the Free Software Foundation, 51 Franklin --
-- Street, Fifth Floor, Boston, MA 02110-1301, USA. --
-- --
-- --
-- --
-- --
-- --
-- --
-- --
-- --
-- ASIS-for-GNAT was originally developed by the ASIS-for-GNAT team at the --
-- Software Engineering Laboratory of the Swiss Federal Institute of --
-- Technology (LGL-EPFL) in Lausanne, Switzerland, in cooperation with the --
-- Scientific Research Computer Center of Moscow State University (SRCC --
-- MSU), Russia, with funding partially provided by grants from the Swiss --
-- National Science Foundation and the Swiss Academy of Engineering --
-- Sciences. ASIS-for-GNAT is now maintained by AdaCore --
-- (http://www.adacore.com). --
-- --
------------------------------------------------------------------------------
with Asis.Compilation_Units; use Asis.Compilation_Units;
with Asis.Elements; use Asis.Elements;
with Asis.Errors; use Asis.Errors;
with Asis.Exceptions; use Asis.Exceptions;
with Asis.Iterator; use Asis.Iterator;
with A4G.Vcheck; use A4G.Vcheck;
package body Asis.Extensions.Iterator is
Package_Name : constant String := "Asis.Extensions.Iterator.";
-------------------
-- Traverse_Unit --
-------------------
procedure Traverse_Unit
(Unit : Asis.Compilation_Unit;
Control : in out Traverse_Control;
State : in out State_Information)
is
Arg_Kind : constant Unit_Kinds := Unit_Kind (Unit);
procedure Process_Element is new Asis.Iterator.Traverse_Element
(State_Information => State_Information,
Pre_Operation => Pre_Operation,
Post_Operation => Post_Operation);
begin
Check_Validity (Unit, Package_Name & "Control");
if not (Arg_Kind in A_Procedure .. A_Protected_Body_Subunit) then
Raise_ASIS_Inappropriate_Compilation_Unit
(Package_Name & "Traverse_Unit");
end if;
declare
Cont_Clause_Elements : constant Element_List :=
Asis.Elements.Context_Clause_Elements
(Compilation_Unit => Unit,
Include_Pragmas => True);
Unit_Element : constant Asis.Element :=
Asis.Elements.Unit_Declaration (Unit);
begin
for I in Cont_Clause_Elements'Range loop
Process_Element (Cont_Clause_Elements (I), Control, State);
end loop;
Process_Element (Unit_Element, Control, State);
end;
exception
when ASIS_Inappropriate_Compilation_Unit =>
raise;
when ASIS_Inappropriate_Context |
ASIS_Inappropriate_Container |
ASIS_Inappropriate_Element |
ASIS_Inappropriate_Line |
ASIS_Inappropriate_Line_Number =>
Add_Call_Information (Outer_Call => Package_Name & "Traverse_Unit");
raise;
when ASIS_Failed =>
if Status_Indicator = Unhandled_Exception_Error then
Add_Call_Information
(Outer_Call => Package_Name & "Traverse_Unit");
end if;
raise;
when Ex : others =>
Report_ASIS_Bug
(Query_Name => Package_Name & "Traverse_Unit",
Ex => Ex,
Arg_CU => Unit);
end Traverse_Unit;
end Asis.Extensions.Iterator;
|
<?xml version="1.0" encoding="UTF-8" standalone="yes" ?>
<!DOCTYPE boost_serialization>
<boost_serialization signature="serialization::archive" version="15">
<syndb class_id="0" tracking_level="0" version="0">
<userIPLatency>-1</userIPLatency>
<userIPName/>
<cdfg class_id="1" tracking_level="1" version="0" object_id="_0">
<name>Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc</name>
<ret_bitwidth>0</ret_bitwidth>
<ports class_id="2" tracking_level="0" version="0">
<count>16</count>
<item_version>0</item_version>
<item class_id="3" tracking_level="1" version="0" object_id="_1">
<Value class_id="4" tracking_level="0" version="0">
<Obj class_id="5" tracking_level="0" version="0">
<type>1</type>
<id>1</id>
<name>rows</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<contextNormFuncName/>
<inlineStackInfo class_id="6" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName/>
<coreId>49</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs class_id="7" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_2">
<Value>
<Obj>
<type>1</type>
<id>2</id>
<name>cols</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<contextNormFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName/>
<coreId>808598902</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_3">
<Value>
<Obj>
<type>1</type>
<id>3</id>
<name>imgInput_rows_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item class_id="8" tracking_level="0" version="0">
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second class_id="9" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="10" tracking_level="0" version="0">
<first class_id="11" tracking_level="0" version="0">
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgInput.rows</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_4">
<Value>
<Obj>
<type>1</type>
<id>4</id>
<name>imgInput_cols_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgInput.cols</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_5">
<Value>
<Obj>
<type>1</type>
<id>5</id>
<name>rgb2hsv_rows_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>150</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>150</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>rgb2hsv.rows</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_6">
<Value>
<Obj>
<type>1</type>
<id>6</id>
<name>rgb2hsv_cols_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>150</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>150</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>rgb2hsv.cols</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>540697701</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_7">
<Value>
<Obj>
<type>1</type>
<id>7</id>
<name>imgHelper1_rows_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>152</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>152</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgHelper1.rows</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>129</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_8">
<Value>
<Obj>
<type>1</type>
<id>8</id>
<name>imgHelper1_cols_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>152</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>152</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgHelper1.cols</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>129</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_9">
<Value>
<Obj>
<type>1</type>
<id>9</id>
<name>imgHelper2_rows_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>153</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>153</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgHelper2.rows</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>1</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_10">
<Value>
<Obj>
<type>1</type>
<id>10</id>
<name>imgHelper2_cols_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>153</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>153</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgHelper2.cols</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_11">
<Value>
<Obj>
<type>1</type>
<id>11</id>
<name>imgHelper3_rows_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>154</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>154</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgHelper3.rows</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_12">
<Value>
<Obj>
<type>1</type>
<id>12</id>
<name>imgHelper3_cols_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>154</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>154</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgHelper3.cols</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>3576655584</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_13">
<Value>
<Obj>
<type>1</type>
<id>13</id>
<name>imgHelper4_rows_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>155</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>155</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgHelper4.rows</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>3577122617</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_14">
<Value>
<Obj>
<type>1</type>
<id>14</id>
<name>imgHelper4_cols_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>155</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>155</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgHelper4.cols</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>3576445488</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_15">
<Value>
<Obj>
<type>1</type>
<id>15</id>
<name>imgOutput_rows_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>156</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>156</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgOutput.rows</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_16">
<Value>
<Obj>
<type>1</type>
<id>16</id>
<name>imgOutput_cols_out</name>
<fileName>src/xf_colordetect_accel_stream.cpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>156</lineNumber>
<contextFuncName>colordetect_accel</contextFuncName>
<contextNormFuncName>colordetect_accel</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>src/xf_colordetect_accel_stream.cpp</first>
<second>colordetect_accel</second>
</first>
<second>156</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>imgOutput.cols</originalName>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName>FIFO_SRL</coreName>
<coreId>3577547689</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>1</direction>
<if_type>3</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
</ports>
<nodes class_id="12" tracking_level="0" version="0">
<count>17</count>
<item_version>0</item_version>
<item class_id="13" tracking_level="1" version="0" object_id="_17">
<Value>
<Obj>
<type>0</type>
<id>17</id>
<name>cols_read</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<contextNormFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName/>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>50</item>
<item>51</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>1</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_18">
<Value>
<Obj>
<type>0</type>
<id>18</id>
<name>rows_read</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<contextNormFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName/>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>52</item>
<item>53</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>2</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_19">
<Value>
<Obj>
<type>0</type>
<id>33</id>
<name>imgInput_rows_out_write_ln614</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>614</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>614</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>55</item>
<item>56</item>
<item>57</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.40</m_delay>
<m_topoIndex>3</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_20">
<Value>
<Obj>
<type>0</type>
<id>34</id>
<name>imgInput_cols_out_write_ln615</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>615</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>615</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>58</item>
<item>59</item>
<item>60</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.40</m_delay>
<m_topoIndex>4</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_21">
<Value>
<Obj>
<type>0</type>
<id>35</id>
<name>rgb2hsv_rows_out_write_ln614</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>614</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>614</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>61</item>
<item>62</item>
<item>63</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.40</m_delay>
<m_topoIndex>5</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_22">
<Value>
<Obj>
<type>0</type>
<id>36</id>
<name>rgb2hsv_cols_out_write_ln615</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>615</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>615</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>64</item>
<item>65</item>
<item>66</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.40</m_delay>
<m_topoIndex>6</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_23">
<Value>
<Obj>
<type>0</type>
<id>37</id>
<name>imgHelper1_rows_out_write_ln614</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>614</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>614</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>67</item>
<item>68</item>
<item>69</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.36</m_delay>
<m_topoIndex>7</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_24">
<Value>
<Obj>
<type>0</type>
<id>38</id>
<name>imgHelper1_cols_out_write_ln615</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>615</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>615</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>70</item>
<item>71</item>
<item>72</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.36</m_delay>
<m_topoIndex>8</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_25">
<Value>
<Obj>
<type>0</type>
<id>39</id>
<name>imgHelper2_rows_out_write_ln614</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>614</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>614</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>73</item>
<item>74</item>
<item>75</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.32</m_delay>
<m_topoIndex>9</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_26">
<Value>
<Obj>
<type>0</type>
<id>40</id>
<name>imgHelper2_cols_out_write_ln615</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>615</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>615</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>76</item>
<item>77</item>
<item>78</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.32</m_delay>
<m_topoIndex>10</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_27">
<Value>
<Obj>
<type>0</type>
<id>41</id>
<name>imgHelper3_rows_out_write_ln614</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>614</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>614</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>79</item>
<item>80</item>
<item>81</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.28</m_delay>
<m_topoIndex>11</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_28">
<Value>
<Obj>
<type>0</type>
<id>42</id>
<name>imgHelper3_cols_out_write_ln615</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>615</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>615</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>82</item>
<item>83</item>
<item>84</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.28</m_delay>
<m_topoIndex>12</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_29">
<Value>
<Obj>
<type>0</type>
<id>43</id>
<name>imgHelper4_rows_out_write_ln614</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>614</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>614</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>85</item>
<item>86</item>
<item>87</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.24</m_delay>
<m_topoIndex>13</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_30">
<Value>
<Obj>
<type>0</type>
<id>44</id>
<name>imgHelper4_cols_out_write_ln615</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>615</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>615</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>88</item>
<item>89</item>
<item>90</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.24</m_delay>
<m_topoIndex>14</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_31">
<Value>
<Obj>
<type>0</type>
<id>45</id>
<name>imgOutput_rows_out_write_ln614</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>614</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>614</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>91</item>
<item>92</item>
<item>93</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.26</m_delay>
<m_topoIndex>15</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_32">
<Value>
<Obj>
<type>0</type>
<id>46</id>
<name>imgOutput_cols_out_write_ln615</name>
<fileName>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</fileName>
<fileDirectory>..</fileDirectory>
<lineNumber>615</lineNumber>
<contextFuncName>init</contextFuncName>
<contextNormFuncName>init</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp</first>
<second>init</second>
</first>
<second>615</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control>auto</control>
<opType>fifo</opType>
<implIndex>srl</implIndex>
<coreName>FIFO_SRL</coreName>
<coreId>81</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>94</item>
<item>95</item>
<item>96</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>3.26</m_delay>
<m_topoIndex>16</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="13" object_id="_33">
<Value>
<Obj>
<type>0</type>
<id>47</id>
<name>_ln0</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<contextNormFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName/>
<coreId>913</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>0</count>
<item_version>0</item_version>
</oprand_edges>
<opcode>ret</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>17</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
</nodes>
<consts class_id="15" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</consts>
<blocks class_id="16" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="17" tracking_level="1" version="0" object_id="_34">
<Obj>
<type>3</type>
<id>48</id>
<name>Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</name>
<fileName/>
<fileDirectory/>
<lineNumber>0</lineNumber>
<contextFuncName/>
<contextNormFuncName/>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName/>
<rtlName/>
<control/>
<opType/>
<implIndex/>
<coreName/>
<coreId>1768189039</coreId>
</Obj>
<node_objs>
<count>17</count>
<item_version>0</item_version>
<item>17</item>
<item>18</item>
<item>33</item>
<item>34</item>
<item>35</item>
<item>36</item>
<item>37</item>
<item>38</item>
<item>39</item>
<item>40</item>
<item>41</item>
<item>42</item>
<item>43</item>
<item>44</item>
<item>45</item>
<item>46</item>
<item>47</item>
</node_objs>
</item>
</blocks>
<edges class_id="18" tracking_level="0" version="0">
<count>30</count>
<item_version>0</item_version>
<item class_id="19" tracking_level="1" version="0" object_id="_35">
<id>51</id>
<edge_type>1</edge_type>
<source_obj>2</source_obj>
<sink_obj>17</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_36">
<id>53</id>
<edge_type>1</edge_type>
<source_obj>1</source_obj>
<sink_obj>18</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_37">
<id>56</id>
<edge_type>1</edge_type>
<source_obj>3</source_obj>
<sink_obj>33</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_38">
<id>57</id>
<edge_type>1</edge_type>
<source_obj>18</source_obj>
<sink_obj>33</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_39">
<id>59</id>
<edge_type>1</edge_type>
<source_obj>4</source_obj>
<sink_obj>34</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_40">
<id>60</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>34</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_41">
<id>62</id>
<edge_type>1</edge_type>
<source_obj>5</source_obj>
<sink_obj>35</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_42">
<id>63</id>
<edge_type>1</edge_type>
<source_obj>18</source_obj>
<sink_obj>35</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_43">
<id>65</id>
<edge_type>1</edge_type>
<source_obj>6</source_obj>
<sink_obj>36</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_44">
<id>66</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>36</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_45">
<id>68</id>
<edge_type>1</edge_type>
<source_obj>7</source_obj>
<sink_obj>37</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_46">
<id>69</id>
<edge_type>1</edge_type>
<source_obj>18</source_obj>
<sink_obj>37</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_47">
<id>71</id>
<edge_type>1</edge_type>
<source_obj>8</source_obj>
<sink_obj>38</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_48">
<id>72</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>38</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_49">
<id>74</id>
<edge_type>1</edge_type>
<source_obj>9</source_obj>
<sink_obj>39</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_50">
<id>75</id>
<edge_type>1</edge_type>
<source_obj>18</source_obj>
<sink_obj>39</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_51">
<id>77</id>
<edge_type>1</edge_type>
<source_obj>10</source_obj>
<sink_obj>40</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_52">
<id>78</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>40</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_53">
<id>80</id>
<edge_type>1</edge_type>
<source_obj>11</source_obj>
<sink_obj>41</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_54">
<id>81</id>
<edge_type>1</edge_type>
<source_obj>18</source_obj>
<sink_obj>41</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_55">
<id>83</id>
<edge_type>1</edge_type>
<source_obj>12</source_obj>
<sink_obj>42</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_56">
<id>84</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>42</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_57">
<id>86</id>
<edge_type>1</edge_type>
<source_obj>13</source_obj>
<sink_obj>43</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_58">
<id>87</id>
<edge_type>1</edge_type>
<source_obj>18</source_obj>
<sink_obj>43</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_59">
<id>89</id>
<edge_type>1</edge_type>
<source_obj>14</source_obj>
<sink_obj>44</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_60">
<id>90</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>44</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_61">
<id>92</id>
<edge_type>1</edge_type>
<source_obj>15</source_obj>
<sink_obj>45</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_62">
<id>93</id>
<edge_type>1</edge_type>
<source_obj>18</source_obj>
<sink_obj>45</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_63">
<id>95</id>
<edge_type>1</edge_type>
<source_obj>16</source_obj>
<sink_obj>46</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="19" object_id="_64">
<id>96</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>46</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
</edges>
</cdfg>
<cdfg_regions class_id="20" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="21" tracking_level="1" version="0" object_id="_65">
<mId>1</mId>
<mTag>Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</mTag>
<mNormTag>Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc</mNormTag>
<mType>0</mType>
<sub_regions>
<count>0</count>
<item_version>0</item_version>
</sub_regions>
<basic_blocks>
<count>1</count>
<item_version>0</item_version>
<item>48</item>
</basic_blocks>
<mII>-1</mII>
<mDepth>-1</mDepth>
<mMinTripCount>-1</mMinTripCount>
<mMaxTripCount>-1</mMaxTripCount>
<mMinLatency>0</mMinLatency>
<mMaxLatency>0</mMaxLatency>
<mIsDfPipe>0</mIsDfPipe>
<mDfPipe class_id="-1"/>
</item>
</cdfg_regions>
<fsm class_id="23" tracking_level="1" version="0" object_id="_66">
<states class_id="24" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="25" tracking_level="1" version="0" object_id="_67">
<id>1</id>
<operations class_id="26" tracking_level="0" version="0">
<count>31</count>
<item_version>0</item_version>
<item class_id="27" tracking_level="1" version="0" object_id="_68">
<id>17</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_69">
<id>18</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_70">
<id>19</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_71">
<id>20</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_72">
<id>21</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_73">
<id>22</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_74">
<id>23</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_75">
<id>24</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_76">
<id>25</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_77">
<id>26</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_78">
<id>27</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_79">
<id>28</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_80">
<id>29</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_81">
<id>30</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_82">
<id>31</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_83">
<id>32</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_84">
<id>33</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_85">
<id>34</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_86">
<id>35</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_87">
<id>36</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_88">
<id>37</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_89">
<id>38</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_90">
<id>39</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_91">
<id>40</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_92">
<id>41</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_93">
<id>42</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_94">
<id>43</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_95">
<id>44</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_96">
<id>45</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_97">
<id>46</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="27" object_id="_98">
<id>47</id>
<stage>1</stage>
<latency>1</latency>
</item>
</operations>
</item>
</states>
<transitions class_id="28" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</transitions>
</fsm>
<res class_id="29" tracking_level="1" version="0" object_id="_99">
<dp_component_resource class_id="30" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</dp_component_resource>
<dp_expression_resource>
<count>1</count>
<item_version>0</item_version>
<item class_id="31" tracking_level="0" version="0">
<first>ap_block_state1 ( or ) </first>
<second class_id="32" tracking_level="0" version="0">
<count>4</count>
<item_version>0</item_version>
<item class_id="33" tracking_level="0" version="0">
<first>(0P0)</first>
<second>1</second>
</item>
<item>
<first>(1P1)</first>
<second>1</second>
</item>
<item>
<first>FF</first>
<second>0</second>
</item>
<item>
<first>LUT</first>
<second>1</second>
</item>
</second>
</item>
</dp_expression_resource>
<dp_fifo_resource>
<count>0</count>
<item_version>0</item_version>
</dp_fifo_resource>
<dp_memory_resource>
<count>0</count>
<item_version>0</item_version>
</dp_memory_resource>
<dp_multiplexer_resource>
<count>16</count>
<item_version>0</item_version>
<item>
<first>ap_done</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgHelper1_cols_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgHelper1_rows_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgHelper2_cols_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgHelper2_rows_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgHelper3_cols_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgHelper3_rows_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgHelper4_cols_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgHelper4_rows_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgInput_cols_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgInput_rows_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgOutput_cols_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>imgOutput_rows_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>real_start</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>rgb2hsv_cols_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
<item>
<first>rgb2hsv_rows_out_blk_n</first>
<second>
<count>4</count>
<item_version>0</item_version>
<item>
<first>(0Size)</first>
<second>2</second>
</item>
<item>
<first>(1Bits)</first>
<second>1</second>
</item>
<item>
<first>(2Count)</first>
<second>2</second>
</item>
<item>
<first>LUT</first>
<second>9</second>
</item>
</second>
</item>
</dp_multiplexer_resource>
<dp_register_resource>
<count>3</count>
<item_version>0</item_version>
<item>
<first>ap_CS_fsm</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>(Bits)</first>
<second>1</second>
</item>
<item>
<first>(Consts)</first>
<second>0</second>
</item>
<item>
<first>FF</first>
<second>1</second>
</item>
</second>
</item>
<item>
<first>ap_done_reg</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>(Bits)</first>
<second>1</second>
</item>
<item>
<first>(Consts)</first>
<second>0</second>
</item>
<item>
<first>FF</first>
<second>1</second>
</item>
</second>
</item>
<item>
<first>start_once_reg</first>
<second>
<count>3</count>
<item_version>0</item_version>
<item>
<first>(Bits)</first>
<second>1</second>
</item>
<item>
<first>(Consts)</first>
<second>0</second>
</item>
<item>
<first>FF</first>
<second>1</second>
</item>
</second>
</item>
</dp_register_resource>
<dp_dsp_resource>
<count>0</count>
<item_version>0</item_version>
</dp_dsp_resource>
<dp_component_map class_id="34" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</dp_component_map>
<dp_expression_map>
<count>0</count>
<item_version>0</item_version>
</dp_expression_map>
<dp_fifo_map>
<count>0</count>
<item_version>0</item_version>
</dp_fifo_map>
<dp_memory_map>
<count>0</count>
<item_version>0</item_version>
</dp_memory_map>
</res>
<node_label_latency class_id="35" tracking_level="0" version="0">
<count>17</count>
<item_version>0</item_version>
<item class_id="36" tracking_level="0" version="0">
<first>17</first>
<second class_id="37" tracking_level="0" version="0">
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>18</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>33</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>34</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>35</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>36</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>37</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>38</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>39</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>40</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>41</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>42</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>43</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>44</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>45</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>46</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>47</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
</node_label_latency>
<bblk_ent_exit class_id="38" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="39" tracking_level="0" version="0">
<first>48</first>
<second class_id="40" tracking_level="0" version="0">
<first>0</first>
<second>0</second>
</second>
</item>
</bblk_ent_exit>
<regions class_id="41" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</regions>
<dp_fu_nodes class_id="42" tracking_level="0" version="0">
<count>16</count>
<item_version>0</item_version>
<item class_id="43" tracking_level="0" version="0">
<first>48</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>17</item>
</second>
</item>
<item>
<first>54</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>18</item>
</second>
</item>
<item>
<first>60</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>33</item>
</second>
</item>
<item>
<first>68</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>34</item>
</second>
</item>
<item>
<first>76</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>35</item>
</second>
</item>
<item>
<first>84</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>36</item>
</second>
</item>
<item>
<first>92</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>37</item>
</second>
</item>
<item>
<first>100</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>38</item>
</second>
</item>
<item>
<first>108</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>39</item>
</second>
</item>
<item>
<first>116</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>40</item>
</second>
</item>
<item>
<first>124</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>41</item>
</second>
</item>
<item>
<first>132</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>42</item>
</second>
</item>
<item>
<first>140</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>43</item>
</second>
</item>
<item>
<first>148</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>44</item>
</second>
</item>
<item>
<first>156</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>45</item>
</second>
</item>
<item>
<first>164</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>46</item>
</second>
</item>
</dp_fu_nodes>
<dp_fu_nodes_expression class_id="45" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</dp_fu_nodes_expression>
<dp_fu_nodes_module>
<count>0</count>
<item_version>0</item_version>
</dp_fu_nodes_module>
<dp_fu_nodes_io>
<count>16</count>
<item_version>0</item_version>
<item class_id="46" tracking_level="0" version="0">
<first>cols_read_read_fu_48</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>17</item>
</second>
</item>
<item>
<first>rows_read_read_fu_54</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>18</item>
</second>
</item>
<item>
<first>write_ln614_write_fu_108</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>39</item>
</second>
</item>
<item>
<first>write_ln614_write_fu_124</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>41</item>
</second>
</item>
<item>
<first>write_ln614_write_fu_140</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>43</item>
</second>
</item>
<item>
<first>write_ln614_write_fu_156</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>45</item>
</second>
</item>
<item>
<first>write_ln614_write_fu_60</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>33</item>
</second>
</item>
<item>
<first>write_ln614_write_fu_76</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>35</item>
</second>
</item>
<item>
<first>write_ln614_write_fu_92</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>37</item>
</second>
</item>
<item>
<first>write_ln615_write_fu_100</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>38</item>
</second>
</item>
<item>
<first>write_ln615_write_fu_116</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>40</item>
</second>
</item>
<item>
<first>write_ln615_write_fu_132</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>42</item>
</second>
</item>
<item>
<first>write_ln615_write_fu_148</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>44</item>
</second>
</item>
<item>
<first>write_ln615_write_fu_164</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>46</item>
</second>
</item>
<item>
<first>write_ln615_write_fu_68</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>34</item>
</second>
</item>
<item>
<first>write_ln615_write_fu_84</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>36</item>
</second>
</item>
</dp_fu_nodes_io>
<return_ports>
<count>0</count>
<item_version>0</item_version>
</return_ports>
<dp_mem_port_nodes class_id="47" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</dp_mem_port_nodes>
<dp_reg_nodes>
<count>0</count>
<item_version>0</item_version>
</dp_reg_nodes>
<dp_regname_nodes>
<count>0</count>
<item_version>0</item_version>
</dp_regname_nodes>
<dp_reg_phi>
<count>0</count>
<item_version>0</item_version>
</dp_reg_phi>
<dp_regname_phi>
<count>0</count>
<item_version>0</item_version>
</dp_regname_phi>
<dp_port_io_nodes class_id="48" tracking_level="0" version="0">
<count>16</count>
<item_version>0</item_version>
<item class_id="49" tracking_level="0" version="0">
<first>cols</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>read</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>17</item>
</second>
</item>
</second>
</item>
<item>
<first>imgHelper1_cols_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>38</item>
</second>
</item>
</second>
</item>
<item>
<first>imgHelper1_rows_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>37</item>
</second>
</item>
</second>
</item>
<item>
<first>imgHelper2_cols_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>40</item>
</second>
</item>
</second>
</item>
<item>
<first>imgHelper2_rows_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>39</item>
</second>
</item>
</second>
</item>
<item>
<first>imgHelper3_cols_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>42</item>
</second>
</item>
</second>
</item>
<item>
<first>imgHelper3_rows_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>41</item>
</second>
</item>
</second>
</item>
<item>
<first>imgHelper4_cols_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>44</item>
</second>
</item>
</second>
</item>
<item>
<first>imgHelper4_rows_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>43</item>
</second>
</item>
</second>
</item>
<item>
<first>imgInput_cols_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>34</item>
</second>
</item>
</second>
</item>
<item>
<first>imgInput_rows_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>33</item>
</second>
</item>
</second>
</item>
<item>
<first>imgOutput_cols_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>46</item>
</second>
</item>
</second>
</item>
<item>
<first>imgOutput_rows_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>45</item>
</second>
</item>
</second>
</item>
<item>
<first>rgb2hsv_cols_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>36</item>
</second>
</item>
</second>
</item>
<item>
<first>rgb2hsv_rows_out</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>write</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>35</item>
</second>
</item>
</second>
</item>
<item>
<first>rows</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>read</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>18</item>
</second>
</item>
</second>
</item>
</dp_port_io_nodes>
<port2core>
<count>14</count>
<item_version>0</item_version>
<item>
<first>3</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>4</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>5</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>6</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>7</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>8</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>9</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>10</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>11</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>12</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>13</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>14</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>15</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>16</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
</port2core>
<node2core>
<count>14</count>
<item_version>0</item_version>
<item>
<first>33</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>34</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>35</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>36</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>37</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>38</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>39</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>40</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>41</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>42</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>43</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>44</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>45</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
<item>
<first>46</first>
<second>
<first>1151</first>
<second>10</second>
</second>
</item>
</node2core>
</syndb>
</boost_serialization>
|
-- SPDX-FileCopyrightText: 2019 Max Reznik <reznikmm@gmail.com>
--
-- SPDX-License-Identifier: MIT
-------------------------------------------------------------
package body Program.Nodes.Index_Constraints is
function Create
(Left_Bracket_Token : not null Program.Lexical_Elements
.Lexical_Element_Access;
Ranges : not null Program.Elements.Discrete_Ranges
.Discrete_Range_Vector_Access;
Right_Bracket_Token : not null Program.Lexical_Elements
.Lexical_Element_Access)
return Index_Constraint is
begin
return Result : Index_Constraint :=
(Left_Bracket_Token => Left_Bracket_Token, Ranges => Ranges,
Right_Bracket_Token => Right_Bracket_Token, Enclosing_Element => null)
do
Initialize (Result);
end return;
end Create;
function Create
(Ranges : not null Program.Elements.Discrete_Ranges
.Discrete_Range_Vector_Access;
Is_Part_Of_Implicit : Boolean := False;
Is_Part_Of_Inherited : Boolean := False;
Is_Part_Of_Instance : Boolean := False)
return Implicit_Index_Constraint is
begin
return Result : Implicit_Index_Constraint :=
(Ranges => Ranges, Is_Part_Of_Implicit => Is_Part_Of_Implicit,
Is_Part_Of_Inherited => Is_Part_Of_Inherited,
Is_Part_Of_Instance => Is_Part_Of_Instance, Enclosing_Element => null)
do
Initialize (Result);
end return;
end Create;
overriding function Ranges
(Self : Base_Index_Constraint)
return not null Program.Elements.Discrete_Ranges
.Discrete_Range_Vector_Access is
begin
return Self.Ranges;
end Ranges;
overriding function Left_Bracket_Token
(Self : Index_Constraint)
return not null Program.Lexical_Elements.Lexical_Element_Access is
begin
return Self.Left_Bracket_Token;
end Left_Bracket_Token;
overriding function Right_Bracket_Token
(Self : Index_Constraint)
return not null Program.Lexical_Elements.Lexical_Element_Access is
begin
return Self.Right_Bracket_Token;
end Right_Bracket_Token;
overriding function Is_Part_Of_Implicit
(Self : Implicit_Index_Constraint)
return Boolean is
begin
return Self.Is_Part_Of_Implicit;
end Is_Part_Of_Implicit;
overriding function Is_Part_Of_Inherited
(Self : Implicit_Index_Constraint)
return Boolean is
begin
return Self.Is_Part_Of_Inherited;
end Is_Part_Of_Inherited;
overriding function Is_Part_Of_Instance
(Self : Implicit_Index_Constraint)
return Boolean is
begin
return Self.Is_Part_Of_Instance;
end Is_Part_Of_Instance;
procedure Initialize (Self : in out Base_Index_Constraint'Class) is
begin
for Item in Self.Ranges.Each_Element loop
Set_Enclosing_Element (Item.Element, Self'Unchecked_Access);
end loop;
null;
end Initialize;
overriding function Is_Index_Constraint
(Self : Base_Index_Constraint)
return Boolean is
pragma Unreferenced (Self);
begin
return True;
end Is_Index_Constraint;
overriding function Is_Constraint
(Self : Base_Index_Constraint)
return Boolean is
pragma Unreferenced (Self);
begin
return True;
end Is_Constraint;
overriding function Is_Definition
(Self : Base_Index_Constraint)
return Boolean is
pragma Unreferenced (Self);
begin
return True;
end Is_Definition;
overriding procedure Visit
(Self : not null access Base_Index_Constraint;
Visitor : in out Program.Element_Visitors.Element_Visitor'Class) is
begin
Visitor.Index_Constraint (Self);
end Visit;
overriding function To_Index_Constraint_Text
(Self : in out Index_Constraint)
return Program.Elements.Index_Constraints.Index_Constraint_Text_Access is
begin
return Self'Unchecked_Access;
end To_Index_Constraint_Text;
overriding function To_Index_Constraint_Text
(Self : in out Implicit_Index_Constraint)
return Program.Elements.Index_Constraints.Index_Constraint_Text_Access is
pragma Unreferenced (Self);
begin
return null;
end To_Index_Constraint_Text;
end Program.Nodes.Index_Constraints;
|
pragma Style_Checks (Off);
-- This spec has been automatically generated from STM32H743x.svd
pragma Restrictions (No_Elaboration_Code);
with HAL;
with System;
package STM32_SVD.HRTIM is
pragma Preelaborate;
---------------
-- Registers --
---------------
subtype CR1_AD1USRC_Field is HAL.UInt3;
subtype CR1_AD2USRC_Field is HAL.UInt3;
subtype CR1_AD3USRC_Field is HAL.UInt3;
subtype CR1_AD4USRC_Field is HAL.UInt3;
-- Control Register 1
type CR1_Register is record
-- Master Update Disable
MUDIS : Boolean := False;
-- Timer A Update Disable
TAUDIS : Boolean := False;
-- Timer B Update Disable
TBUDIS : Boolean := False;
-- Timer C Update Disable
TCUDIS : Boolean := False;
-- Timer D Update Disable
TDUDIS : Boolean := False;
-- Timer E Update Disable
TEUDIS : Boolean := False;
-- unspecified
Reserved_6_15 : HAL.UInt10 := 16#0#;
-- ADC Trigger 1 Update Source
AD1USRC : CR1_AD1USRC_Field := 16#0#;
-- ADC Trigger 2 Update Source
AD2USRC : CR1_AD2USRC_Field := 16#0#;
-- ADC Trigger 3 Update Source
AD3USRC : CR1_AD3USRC_Field := 16#0#;
-- ADC Trigger 4 Update Source
AD4USRC : CR1_AD4USRC_Field := 16#0#;
-- unspecified
Reserved_28_31 : HAL.UInt4 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CR1_Register use record
MUDIS at 0 range 0 .. 0;
TAUDIS at 0 range 1 .. 1;
TBUDIS at 0 range 2 .. 2;
TCUDIS at 0 range 3 .. 3;
TDUDIS at 0 range 4 .. 4;
TEUDIS at 0 range 5 .. 5;
Reserved_6_15 at 0 range 6 .. 15;
AD1USRC at 0 range 16 .. 18;
AD2USRC at 0 range 19 .. 21;
AD3USRC at 0 range 22 .. 24;
AD4USRC at 0 range 25 .. 27;
Reserved_28_31 at 0 range 28 .. 31;
end record;
-- Control Register 2
type CR2_Register is record
-- Master Timer Software update
MSWU : Boolean := False;
-- Timer A Software update
TASWU : Boolean := False;
-- Timer B Software Update
TBSWU : Boolean := False;
-- Timer C Software Update
TCSWU : Boolean := False;
-- Timer D Software Update
TDSWU : Boolean := False;
-- Timer E Software Update
TESWU : Boolean := False;
-- unspecified
Reserved_6_7 : HAL.UInt2 := 16#0#;
-- Master Counter software reset
MRST : Boolean := False;
-- Timer A counter software reset
TARST : Boolean := False;
-- Timer B counter software reset
TBRST : Boolean := False;
-- Timer C counter software reset
TCRST : Boolean := False;
-- Timer D counter software reset
TDRST : Boolean := False;
-- Timer E counter software reset
TERST : Boolean := False;
-- unspecified
Reserved_14_31 : HAL.UInt18 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CR2_Register use record
MSWU at 0 range 0 .. 0;
TASWU at 0 range 1 .. 1;
TBSWU at 0 range 2 .. 2;
TCSWU at 0 range 3 .. 3;
TDSWU at 0 range 4 .. 4;
TESWU at 0 range 5 .. 5;
Reserved_6_7 at 0 range 6 .. 7;
MRST at 0 range 8 .. 8;
TARST at 0 range 9 .. 9;
TBRST at 0 range 10 .. 10;
TCRST at 0 range 11 .. 11;
TDRST at 0 range 12 .. 12;
TERST at 0 range 13 .. 13;
Reserved_14_31 at 0 range 14 .. 31;
end record;
-- ISR_FLT array
type ISR_FLT_Field_Array is array (1 .. 5) of Boolean
with Component_Size => 1, Size => 5;
-- Type definition for ISR_FLT
type ISR_FLT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- FLT as a value
Val : HAL.UInt5;
when True =>
-- FLT as an array
Arr : ISR_FLT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 5;
for ISR_FLT_Field use record
Val at 0 range 0 .. 4;
Arr at 0 range 0 .. 4;
end record;
-- Interrupt Status Register
type ISR_Register is record
-- Read-only. Fault 1 Interrupt Flag
FLT : ISR_FLT_Field := (As_Array => False, Val => 16#0#);
-- System Fault Interrupt Flag
SYSFLT : Boolean := False;
-- unspecified
Reserved_6_15 : HAL.UInt10 := 16#0#;
-- Read-only. DLL Ready Interrupt Flag
DLLRDY : Boolean := False;
-- Read-only. Burst mode Period Interrupt Flag
BMPER : Boolean := False;
-- unspecified
Reserved_18_31 : HAL.UInt14 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for ISR_Register use record
FLT at 0 range 0 .. 4;
SYSFLT at 0 range 5 .. 5;
Reserved_6_15 at 0 range 6 .. 15;
DLLRDY at 0 range 16 .. 16;
BMPER at 0 range 17 .. 17;
Reserved_18_31 at 0 range 18 .. 31;
end record;
-- Interrupt Clear Register
type ICR_Register is record
-- Write-only. Fault 1 Interrupt Flag Clear
FLT1C : Boolean := False;
-- Write-only. Fault 2 Interrupt Flag Clear
FLT2C : Boolean := False;
-- Write-only. Fault 3 Interrupt Flag Clear
FLT3C : Boolean := False;
-- Write-only. Fault 4 Interrupt Flag Clear
FLT4C : Boolean := False;
-- Write-only. Fault 5 Interrupt Flag Clear
FLT5C : Boolean := False;
-- System Fault Interrupt Flag Clear
SYSFLTC : Boolean := False;
-- unspecified
Reserved_6_15 : HAL.UInt10 := 16#0#;
-- Write-only. DLL Ready Interrupt flag Clear
DLLRDYC : Boolean := False;
-- Write-only. Burst mode period flag Clear
BMPERC : Boolean := False;
-- unspecified
Reserved_18_31 : HAL.UInt14 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for ICR_Register use record
FLT1C at 0 range 0 .. 0;
FLT2C at 0 range 1 .. 1;
FLT3C at 0 range 2 .. 2;
FLT4C at 0 range 3 .. 3;
FLT5C at 0 range 4 .. 4;
SYSFLTC at 0 range 5 .. 5;
Reserved_6_15 at 0 range 6 .. 15;
DLLRDYC at 0 range 16 .. 16;
BMPERC at 0 range 17 .. 17;
Reserved_18_31 at 0 range 18 .. 31;
end record;
-- Interrupt Enable Register
type IER_Register is record
-- Fault 1 Interrupt Enable
FLT1IE : Boolean := False;
-- Fault 2 Interrupt Enable
FLT2IE : Boolean := False;
-- Fault 3 Interrupt Enable
FLT3IE : Boolean := False;
-- Fault 4 Interrupt Enable
FLT4IE : Boolean := False;
-- Fault 5 Interrupt Enable
FLT5IE : Boolean := False;
-- System Fault Interrupt Enable
SYSFLTE : Boolean := False;
-- unspecified
Reserved_6_15 : HAL.UInt10 := 16#0#;
-- DLL Ready Interrupt Enable
DLLRDYIE : Boolean := False;
-- Burst mode period Interrupt Enable
BMPERIE : Boolean := False;
-- unspecified
Reserved_18_31 : HAL.UInt14 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for IER_Register use record
FLT1IE at 0 range 0 .. 0;
FLT2IE at 0 range 1 .. 1;
FLT3IE at 0 range 2 .. 2;
FLT4IE at 0 range 3 .. 3;
FLT5IE at 0 range 4 .. 4;
SYSFLTE at 0 range 5 .. 5;
Reserved_6_15 at 0 range 6 .. 15;
DLLRDYIE at 0 range 16 .. 16;
BMPERIE at 0 range 17 .. 17;
Reserved_18_31 at 0 range 18 .. 31;
end record;
-- Output Enable Register
type OENR_Register is record
-- Write-only. Timer A Output 1 Enable
TA1OEN : Boolean := False;
-- Write-only. Timer A Output 2 Enable
TA2OEN : Boolean := False;
-- Write-only. Timer B Output 1 Enable
TB1OEN : Boolean := False;
-- Write-only. Timer B Output 2 Enable
TB2OEN : Boolean := False;
-- Write-only. Timer C Output 1 Enable
TC1OEN : Boolean := False;
-- Write-only. Timer C Output 2 Enable
TC2OEN : Boolean := False;
-- Write-only. Timer D Output 1 Enable
TD1OEN : Boolean := False;
-- Write-only. Timer D Output 2 Enable
TD2OEN : Boolean := False;
-- Write-only. Timer E Output 1 Enable
TE1OEN : Boolean := False;
-- Write-only. Timer E Output 2 Enable
TE2OEN : Boolean := False;
-- unspecified
Reserved_10_31 : HAL.UInt22 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for OENR_Register use record
TA1OEN at 0 range 0 .. 0;
TA2OEN at 0 range 1 .. 1;
TB1OEN at 0 range 2 .. 2;
TB2OEN at 0 range 3 .. 3;
TC1OEN at 0 range 4 .. 4;
TC2OEN at 0 range 5 .. 5;
TD1OEN at 0 range 6 .. 6;
TD2OEN at 0 range 7 .. 7;
TE1OEN at 0 range 8 .. 8;
TE2OEN at 0 range 9 .. 9;
Reserved_10_31 at 0 range 10 .. 31;
end record;
-- ODISR
type ODISR_Register is record
-- TA1ODIS
TA1ODIS : Boolean := False;
-- TA2ODIS
TA2ODIS : Boolean := False;
-- TB1ODIS
TB1ODIS : Boolean := False;
-- TB2ODIS
TB2ODIS : Boolean := False;
-- TC1ODIS
TC1ODIS : Boolean := False;
-- TC2ODIS
TC2ODIS : Boolean := False;
-- TD1ODIS
TD1ODIS : Boolean := False;
-- TD2ODIS
TD2ODIS : Boolean := False;
-- TE1ODIS
TE1ODIS : Boolean := False;
-- TE2ODIS
TE2ODIS : Boolean := False;
-- unspecified
Reserved_10_31 : HAL.UInt22 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for ODISR_Register use record
TA1ODIS at 0 range 0 .. 0;
TA2ODIS at 0 range 1 .. 1;
TB1ODIS at 0 range 2 .. 2;
TB2ODIS at 0 range 3 .. 3;
TC1ODIS at 0 range 4 .. 4;
TC2ODIS at 0 range 5 .. 5;
TD1ODIS at 0 range 6 .. 6;
TD2ODIS at 0 range 7 .. 7;
TE1ODIS at 0 range 8 .. 8;
TE2ODIS at 0 range 9 .. 9;
Reserved_10_31 at 0 range 10 .. 31;
end record;
-- Output Disable Status Register
type ODSR_Register is record
-- Read-only. Timer A Output 1 disable status
TA1ODS : Boolean;
-- Read-only. Timer A Output 2 disable status
TA2ODS : Boolean;
-- Read-only. Timer B Output 1 disable status
TB1ODS : Boolean;
-- Read-only. Timer B Output 2 disable status
TB2ODS : Boolean;
-- Read-only. Timer C Output 1 disable status
TC1ODS : Boolean;
-- Read-only. Timer C Output 2 disable status
TC2ODS : Boolean;
-- Read-only. Timer D Output 1 disable status
TD1ODS : Boolean;
-- Read-only. Timer D Output 2 disable status
TD2ODS : Boolean;
-- Read-only. Timer E Output 1 disable status
TE1ODS : Boolean;
-- Read-only. Timer E Output 2 disable status
TE2ODS : Boolean;
-- unspecified
Reserved_10_31 : HAL.UInt22;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for ODSR_Register use record
TA1ODS at 0 range 0 .. 0;
TA2ODS at 0 range 1 .. 1;
TB1ODS at 0 range 2 .. 2;
TB2ODS at 0 range 3 .. 3;
TC1ODS at 0 range 4 .. 4;
TC2ODS at 0 range 5 .. 5;
TD1ODS at 0 range 6 .. 6;
TD2ODS at 0 range 7 .. 7;
TE1ODS at 0 range 8 .. 8;
TE2ODS at 0 range 9 .. 9;
Reserved_10_31 at 0 range 10 .. 31;
end record;
subtype BMCR_BMCLK_Field is HAL.UInt4;
subtype BMCR_BMPRSC_Field is HAL.UInt4;
-- Burst Mode Control Register
type BMCR_Register is record
-- Burst Mode enable
BME : Boolean := False;
-- Burst Mode operating mode
BMOM : Boolean := False;
-- Burst Mode Clock source
BMCLK : BMCR_BMCLK_Field := 16#0#;
-- Burst Mode Prescaler
BMPRSC : BMCR_BMPRSC_Field := 16#0#;
-- Burst Mode Preload Enable
BMPREN : Boolean := False;
-- unspecified
Reserved_11_15 : HAL.UInt5 := 16#0#;
-- Master Timer Burst Mode
MTBM : Boolean := False;
-- Timer A Burst Mode
TABM : Boolean := False;
-- Timer B Burst Mode
TBBM : Boolean := False;
-- Timer C Burst Mode
TCBM : Boolean := False;
-- Timer D Burst Mode
TDBM : Boolean := False;
-- Timer E Burst Mode
TEBM : Boolean := False;
-- unspecified
Reserved_22_30 : HAL.UInt9 := 16#0#;
-- Burst Mode Status
BMSTAT : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for BMCR_Register use record
BME at 0 range 0 .. 0;
BMOM at 0 range 1 .. 1;
BMCLK at 0 range 2 .. 5;
BMPRSC at 0 range 6 .. 9;
BMPREN at 0 range 10 .. 10;
Reserved_11_15 at 0 range 11 .. 15;
MTBM at 0 range 16 .. 16;
TABM at 0 range 17 .. 17;
TBBM at 0 range 18 .. 18;
TCBM at 0 range 19 .. 19;
TDBM at 0 range 20 .. 20;
TEBM at 0 range 21 .. 21;
Reserved_22_30 at 0 range 22 .. 30;
BMSTAT at 0 range 31 .. 31;
end record;
-- BMTRG_MSTCMP array
type BMTRG_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for BMTRG_MSTCMP
type BMTRG_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : BMTRG_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for BMTRG_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- BMTRG_TACMP array
type BMTRG_TACMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for BMTRG_TACMP
type BMTRG_TACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TACMP as a value
Val : HAL.UInt2;
when True =>
-- TACMP as an array
Arr : BMTRG_TACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for BMTRG_TACMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- BMTRG_TBCMP array
type BMTRG_TBCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for BMTRG_TBCMP
type BMTRG_TBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TBCMP as a value
Val : HAL.UInt2;
when True =>
-- TBCMP as an array
Arr : BMTRG_TBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for BMTRG_TBCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- BMTRG_TCCMP array
type BMTRG_TCCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for BMTRG_TCCMP
type BMTRG_TCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TCCMP as a value
Val : HAL.UInt2;
when True =>
-- TCCMP as an array
Arr : BMTRG_TCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for BMTRG_TCCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- BMTRG_TDCMP array
type BMTRG_TDCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for BMTRG_TDCMP
type BMTRG_TDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TDCMP as a value
Val : HAL.UInt2;
when True =>
-- TDCMP as an array
Arr : BMTRG_TDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for BMTRG_TDCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- BMTRG_TECMP array
type BMTRG_TECMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for BMTRG_TECMP
type BMTRG_TECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TECMP as a value
Val : HAL.UInt2;
when True =>
-- TECMP as an array
Arr : BMTRG_TECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for BMTRG_TECMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- BMTRG
type BMTRG_Register is record
-- SW
SW : Boolean := False;
-- MSTRST
MSTRST : Boolean := False;
-- MSTREP
MSTREP : Boolean := False;
-- MSTCMP1
MSTCMP : BMTRG_MSTCMP_Field :=
(As_Array => False, Val => 16#0#);
-- TARST
TARST : Boolean := False;
-- TAREP
TAREP : Boolean := False;
-- TACMP1
TACMP : BMTRG_TACMP_Field := (As_Array => False, Val => 16#0#);
-- TBRST
TBRST : Boolean := False;
-- TBREP
TBREP : Boolean := False;
-- TBCMP1
TBCMP : BMTRG_TBCMP_Field := (As_Array => False, Val => 16#0#);
-- TCRST
TCRST : Boolean := False;
-- TCREP
TCREP : Boolean := False;
-- TCCMP1
TCCMP : BMTRG_TCCMP_Field := (As_Array => False, Val => 16#0#);
-- TDRST
TDRST : Boolean := False;
-- TDREP
TDREP : Boolean := False;
-- TDCMP1
TDCMP : BMTRG_TDCMP_Field := (As_Array => False, Val => 16#0#);
-- TERST
TERST : Boolean := False;
-- TEREP
TEREP : Boolean := False;
-- TECMP1
TECMP : BMTRG_TECMP_Field := (As_Array => False, Val => 16#0#);
-- unspecified
Reserved_27_30 : HAL.UInt4 := 16#0#;
-- OCHPEV
OCHPEV : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for BMTRG_Register use record
SW at 0 range 0 .. 0;
MSTRST at 0 range 1 .. 1;
MSTREP at 0 range 2 .. 2;
MSTCMP at 0 range 3 .. 6;
TARST at 0 range 7 .. 7;
TAREP at 0 range 8 .. 8;
TACMP at 0 range 9 .. 10;
TBRST at 0 range 11 .. 11;
TBREP at 0 range 12 .. 12;
TBCMP at 0 range 13 .. 14;
TCRST at 0 range 15 .. 15;
TCREP at 0 range 16 .. 16;
TCCMP at 0 range 17 .. 18;
TDRST at 0 range 19 .. 19;
TDREP at 0 range 20 .. 20;
TDCMP at 0 range 21 .. 22;
TERST at 0 range 23 .. 23;
TEREP at 0 range 24 .. 24;
TECMP at 0 range 25 .. 26;
Reserved_27_30 at 0 range 27 .. 30;
OCHPEV at 0 range 31 .. 31;
end record;
subtype BMCMPR_BMCMP_Field is HAL.UInt16;
-- BMCMPR
type BMCMPR_Register is record
-- BMCMP
BMCMP : BMCMPR_BMCMP_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for BMCMPR_Register use record
BMCMP at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype BMPER_BMPER_Field is HAL.UInt16;
-- Burst Mode Period Register
type BMPER_Register is record
-- Burst mode Period
BMPER : BMPER_BMPER_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for BMPER_Register use record
BMPER at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype EECR1_EE1SRC_Field is HAL.UInt2;
subtype EECR1_EE1SNS_Field is HAL.UInt2;
subtype EECR1_EE2SRC_Field is HAL.UInt2;
subtype EECR1_EE2SNS_Field is HAL.UInt2;
subtype EECR1_EE3SRC_Field is HAL.UInt2;
subtype EECR1_EE3SNS_Field is HAL.UInt2;
subtype EECR1_EE4SRC_Field is HAL.UInt2;
subtype EECR1_EE4SNS_Field is HAL.UInt2;
subtype EECR1_EE5SRC_Field is HAL.UInt2;
subtype EECR1_EE5SNS_Field is HAL.UInt2;
-- Timer External Event Control Register 1
type EECR1_Register is record
-- External Event 1 Source
EE1SRC : EECR1_EE1SRC_Field := 16#0#;
-- External Event 1 Polarity
EE1POL : Boolean := False;
-- External Event 1 Sensitivity
EE1SNS : EECR1_EE1SNS_Field := 16#0#;
-- External Event 1 Fast mode
EE1FAST : Boolean := False;
-- External Event 2 Source
EE2SRC : EECR1_EE2SRC_Field := 16#0#;
-- External Event 2 Polarity
EE2POL : Boolean := False;
-- External Event 2 Sensitivity
EE2SNS : EECR1_EE2SNS_Field := 16#0#;
-- External Event 2 Fast mode
EE2FAST : Boolean := False;
-- External Event 3 Source
EE3SRC : EECR1_EE3SRC_Field := 16#0#;
-- External Event 3 Polarity
EE3POL : Boolean := False;
-- External Event 3 Sensitivity
EE3SNS : EECR1_EE3SNS_Field := 16#0#;
-- External Event 3 Fast mode
EE3FAST : Boolean := False;
-- External Event 4 Source
EE4SRC : EECR1_EE4SRC_Field := 16#0#;
-- External Event 4 Polarity
EE4POL : Boolean := False;
-- External Event 4 Sensitivity
EE4SNS : EECR1_EE4SNS_Field := 16#0#;
-- External Event 4 Fast mode
EE4FAST : Boolean := False;
-- External Event 5 Source
EE5SRC : EECR1_EE5SRC_Field := 16#0#;
-- External Event 5 Polarity
EE5POL : Boolean := False;
-- External Event 5 Sensitivity
EE5SNS : EECR1_EE5SNS_Field := 16#0#;
-- External Event 5 Fast mode
EE5FAST : Boolean := False;
-- unspecified
Reserved_30_31 : HAL.UInt2 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EECR1_Register use record
EE1SRC at 0 range 0 .. 1;
EE1POL at 0 range 2 .. 2;
EE1SNS at 0 range 3 .. 4;
EE1FAST at 0 range 5 .. 5;
EE2SRC at 0 range 6 .. 7;
EE2POL at 0 range 8 .. 8;
EE2SNS at 0 range 9 .. 10;
EE2FAST at 0 range 11 .. 11;
EE3SRC at 0 range 12 .. 13;
EE3POL at 0 range 14 .. 14;
EE3SNS at 0 range 15 .. 16;
EE3FAST at 0 range 17 .. 17;
EE4SRC at 0 range 18 .. 19;
EE4POL at 0 range 20 .. 20;
EE4SNS at 0 range 21 .. 22;
EE4FAST at 0 range 23 .. 23;
EE5SRC at 0 range 24 .. 25;
EE5POL at 0 range 26 .. 26;
EE5SNS at 0 range 27 .. 28;
EE5FAST at 0 range 29 .. 29;
Reserved_30_31 at 0 range 30 .. 31;
end record;
subtype EECR2_EE6SRC_Field is HAL.UInt2;
subtype EECR2_EE6SNS_Field is HAL.UInt2;
subtype EECR2_EE7SRC_Field is HAL.UInt2;
subtype EECR2_EE7SNS_Field is HAL.UInt2;
subtype EECR2_EE8SRC_Field is HAL.UInt2;
subtype EECR2_EE8SNS_Field is HAL.UInt2;
subtype EECR2_EE9SRC_Field is HAL.UInt2;
subtype EECR2_EE9SNS_Field is HAL.UInt2;
subtype EECR2_EE10SRC_Field is HAL.UInt2;
subtype EECR2_EE10SNS_Field is HAL.UInt2;
-- Timer External Event Control Register 2
type EECR2_Register is record
-- External Event 6 Source
EE6SRC : EECR2_EE6SRC_Field := 16#0#;
-- External Event 6 Polarity
EE6POL : Boolean := False;
-- External Event 6 Sensitivity
EE6SNS : EECR2_EE6SNS_Field := 16#0#;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- External Event 7 Source
EE7SRC : EECR2_EE7SRC_Field := 16#0#;
-- External Event 7 Polarity
EE7POL : Boolean := False;
-- External Event 7 Sensitivity
EE7SNS : EECR2_EE7SNS_Field := 16#0#;
-- unspecified
Reserved_11_11 : HAL.Bit := 16#0#;
-- External Event 8 Source
EE8SRC : EECR2_EE8SRC_Field := 16#0#;
-- External Event 8 Polarity
EE8POL : Boolean := False;
-- External Event 8 Sensitivity
EE8SNS : EECR2_EE8SNS_Field := 16#0#;
-- unspecified
Reserved_17_17 : HAL.Bit := 16#0#;
-- External Event 9 Source
EE9SRC : EECR2_EE9SRC_Field := 16#0#;
-- External Event 9 Polarity
EE9POL : Boolean := False;
-- External Event 9 Sensitivity
EE9SNS : EECR2_EE9SNS_Field := 16#0#;
-- unspecified
Reserved_23_23 : HAL.Bit := 16#0#;
-- External Event 10 Source
EE10SRC : EECR2_EE10SRC_Field := 16#0#;
-- External Event 10 Polarity
EE10POL : Boolean := False;
-- External Event 10 Sensitivity
EE10SNS : EECR2_EE10SNS_Field := 16#0#;
-- unspecified
Reserved_29_31 : HAL.UInt3 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EECR2_Register use record
EE6SRC at 0 range 0 .. 1;
EE6POL at 0 range 2 .. 2;
EE6SNS at 0 range 3 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
EE7SRC at 0 range 6 .. 7;
EE7POL at 0 range 8 .. 8;
EE7SNS at 0 range 9 .. 10;
Reserved_11_11 at 0 range 11 .. 11;
EE8SRC at 0 range 12 .. 13;
EE8POL at 0 range 14 .. 14;
EE8SNS at 0 range 15 .. 16;
Reserved_17_17 at 0 range 17 .. 17;
EE9SRC at 0 range 18 .. 19;
EE9POL at 0 range 20 .. 20;
EE9SNS at 0 range 21 .. 22;
Reserved_23_23 at 0 range 23 .. 23;
EE10SRC at 0 range 24 .. 25;
EE10POL at 0 range 26 .. 26;
EE10SNS at 0 range 27 .. 28;
Reserved_29_31 at 0 range 29 .. 31;
end record;
subtype EECR3_EE6F_Field is HAL.UInt4;
subtype EECR3_EE7F_Field is HAL.UInt4;
subtype EECR3_EE8F_Field is HAL.UInt4;
subtype EECR3_EE9F_Field is HAL.UInt4;
subtype EECR3_EE10F_Field is HAL.UInt4;
subtype EECR3_EEVSD_Field is HAL.UInt2;
-- Timer External Event Control Register 3
type EECR3_Register is record
-- EE6F
EE6F : EECR3_EE6F_Field := 16#0#;
-- unspecified
Reserved_4_5 : HAL.UInt2 := 16#0#;
-- EE7F
EE7F : EECR3_EE7F_Field := 16#0#;
-- unspecified
Reserved_10_11 : HAL.UInt2 := 16#0#;
-- EE8F
EE8F : EECR3_EE8F_Field := 16#0#;
-- unspecified
Reserved_16_17 : HAL.UInt2 := 16#0#;
-- EE9F
EE9F : EECR3_EE9F_Field := 16#0#;
-- unspecified
Reserved_22_23 : HAL.UInt2 := 16#0#;
-- EE10F
EE10F : EECR3_EE10F_Field := 16#0#;
-- unspecified
Reserved_28_29 : HAL.UInt2 := 16#0#;
-- EEVSD
EEVSD : EECR3_EEVSD_Field := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EECR3_Register use record
EE6F at 0 range 0 .. 3;
Reserved_4_5 at 0 range 4 .. 5;
EE7F at 0 range 6 .. 9;
Reserved_10_11 at 0 range 10 .. 11;
EE8F at 0 range 12 .. 15;
Reserved_16_17 at 0 range 16 .. 17;
EE9F at 0 range 18 .. 21;
Reserved_22_23 at 0 range 22 .. 23;
EE10F at 0 range 24 .. 27;
Reserved_28_29 at 0 range 28 .. 29;
EEVSD at 0 range 30 .. 31;
end record;
-- ADC1R_AD1MC array
type ADC1R_AD1MC_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for ADC1R_AD1MC
type ADC1R_AD1MC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1MC as a value
Val : HAL.UInt4;
when True =>
-- AD1MC as an array
Arr : ADC1R_AD1MC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for ADC1R_AD1MC_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- ADC1R_AD1EEV array
type ADC1R_AD1EEV_Field_Array is array (1 .. 5) of Boolean
with Component_Size => 1, Size => 5;
-- Type definition for ADC1R_AD1EEV
type ADC1R_AD1EEV_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1EEV as a value
Val : HAL.UInt5;
when True =>
-- AD1EEV as an array
Arr : ADC1R_AD1EEV_Field_Array;
end case;
end record
with Unchecked_Union, Size => 5;
for ADC1R_AD1EEV_Field use record
Val at 0 range 0 .. 4;
Arr at 0 range 0 .. 4;
end record;
-- ADC1R_AD1TAC array
type ADC1R_AD1TAC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC1R_AD1TAC
type ADC1R_AD1TAC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1TAC as a value
Val : HAL.UInt3;
when True =>
-- AD1TAC as an array
Arr : ADC1R_AD1TAC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC1R_AD1TAC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC1R_AD1TBC array
type ADC1R_AD1TBC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC1R_AD1TBC
type ADC1R_AD1TBC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1TBC as a value
Val : HAL.UInt3;
when True =>
-- AD1TBC as an array
Arr : ADC1R_AD1TBC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC1R_AD1TBC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC1R_AD1TCC array
type ADC1R_AD1TCC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC1R_AD1TCC
type ADC1R_AD1TCC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1TCC as a value
Val : HAL.UInt3;
when True =>
-- AD1TCC as an array
Arr : ADC1R_AD1TCC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC1R_AD1TCC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC1R_AD1TDC array
type ADC1R_AD1TDC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC1R_AD1TDC
type ADC1R_AD1TDC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1TDC as a value
Val : HAL.UInt3;
when True =>
-- AD1TDC as an array
Arr : ADC1R_AD1TDC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC1R_AD1TDC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC1R_AD1TEC array
type ADC1R_AD1TEC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC1R_AD1TEC
type ADC1R_AD1TEC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1TEC as a value
Val : HAL.UInt3;
when True =>
-- AD1TEC as an array
Arr : ADC1R_AD1TEC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC1R_AD1TEC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC Trigger 1 Register
type ADC1R_Register is record
-- ADC trigger 1 on Master Compare 1
AD1MC : ADC1R_AD1MC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 1 on Master Period
AD1MPER : Boolean := False;
-- ADC trigger 1 on External Event 1
AD1EEV : ADC1R_AD1EEV_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 1 on Timer A compare 2
AD1TAC : ADC1R_AD1TAC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 1 on Timer A Period
AD1TAPER : Boolean := False;
-- ADC trigger 1 on Timer A Reset
AD1TARST : Boolean := False;
-- ADC trigger 1 on Timer B compare 2
AD1TBC : ADC1R_AD1TBC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 1 on Timer B Period
AD1TBPER : Boolean := False;
-- ADC trigger 1 on Timer B Reset
AD1TBRST : Boolean := False;
-- ADC trigger 1 on Timer C compare 2
AD1TCC : ADC1R_AD1TCC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 1 on Timer C Period
AD1TCPER : Boolean := False;
-- ADC trigger 1 on Timer D compare 2
AD1TDC : ADC1R_AD1TDC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 1 on Timer D Period
AD1TDPER : Boolean := False;
-- ADC trigger 1 on Timer E compare 2
AD1TEC : ADC1R_AD1TEC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 1 on Timer E Period
AD1TEPER : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for ADC1R_Register use record
AD1MC at 0 range 0 .. 3;
AD1MPER at 0 range 4 .. 4;
AD1EEV at 0 range 5 .. 9;
AD1TAC at 0 range 10 .. 12;
AD1TAPER at 0 range 13 .. 13;
AD1TARST at 0 range 14 .. 14;
AD1TBC at 0 range 15 .. 17;
AD1TBPER at 0 range 18 .. 18;
AD1TBRST at 0 range 19 .. 19;
AD1TCC at 0 range 20 .. 22;
AD1TCPER at 0 range 23 .. 23;
AD1TDC at 0 range 24 .. 26;
AD1TDPER at 0 range 27 .. 27;
AD1TEC at 0 range 28 .. 30;
AD1TEPER at 0 range 31 .. 31;
end record;
-- ADC2R_AD2MC array
type ADC2R_AD2MC_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for ADC2R_AD2MC
type ADC2R_AD2MC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2MC as a value
Val : HAL.UInt4;
when True =>
-- AD2MC as an array
Arr : ADC2R_AD2MC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for ADC2R_AD2MC_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- ADC2R_AD2EEV array
type ADC2R_AD2EEV_Field_Array is array (6 .. 10) of Boolean
with Component_Size => 1, Size => 5;
-- Type definition for ADC2R_AD2EEV
type ADC2R_AD2EEV_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2EEV as a value
Val : HAL.UInt5;
when True =>
-- AD2EEV as an array
Arr : ADC2R_AD2EEV_Field_Array;
end case;
end record
with Unchecked_Union, Size => 5;
for ADC2R_AD2EEV_Field use record
Val at 0 range 0 .. 4;
Arr at 0 range 0 .. 4;
end record;
-- ADC2R_AD2TAC array
type ADC2R_AD2TAC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC2R_AD2TAC
type ADC2R_AD2TAC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2TAC as a value
Val : HAL.UInt3;
when True =>
-- AD2TAC as an array
Arr : ADC2R_AD2TAC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC2R_AD2TAC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC2R_AD2TBC array
type ADC2R_AD2TBC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC2R_AD2TBC
type ADC2R_AD2TBC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2TBC as a value
Val : HAL.UInt3;
when True =>
-- AD2TBC as an array
Arr : ADC2R_AD2TBC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC2R_AD2TBC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC2R_AD2TCC array
type ADC2R_AD2TCC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC2R_AD2TCC
type ADC2R_AD2TCC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2TCC as a value
Val : HAL.UInt3;
when True =>
-- AD2TCC as an array
Arr : ADC2R_AD2TCC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC2R_AD2TCC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC2R_AD2TDC array
type ADC2R_AD2TDC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC2R_AD2TDC
type ADC2R_AD2TDC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2TDC as a value
Val : HAL.UInt3;
when True =>
-- AD2TDC as an array
Arr : ADC2R_AD2TDC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC2R_AD2TDC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC2R_AD2TEC array
type ADC2R_AD2TEC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC2R_AD2TEC
type ADC2R_AD2TEC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2TEC as a value
Val : HAL.UInt3;
when True =>
-- AD2TEC as an array
Arr : ADC2R_AD2TEC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC2R_AD2TEC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC Trigger 2 Register
type ADC2R_Register is record
-- ADC trigger 2 on Master Compare 1
AD2MC : ADC2R_AD2MC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 2 on Master Period
AD2MPER : Boolean := False;
-- ADC trigger 2 on External Event 6
AD2EEV : ADC2R_AD2EEV_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 2 on Timer A compare 2
AD2TAC : ADC2R_AD2TAC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 2 on Timer A Period
AD2TAPER : Boolean := False;
-- ADC trigger 2 on Timer B compare 2
AD2TBC : ADC2R_AD2TBC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 2 on Timer B Period
AD2TBPER : Boolean := False;
-- ADC trigger 2 on Timer C compare 2
AD2TCC : ADC2R_AD2TCC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 2 on Timer C Period
AD2TCPER : Boolean := False;
-- ADC trigger 2 on Timer C Reset
AD2TCRST : Boolean := False;
-- ADC trigger 2 on Timer D compare 2
AD2TDC : ADC2R_AD2TDC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 2 on Timer D Period
AD2TDPER : Boolean := False;
-- ADC trigger 2 on Timer D Reset
AD2TDRST : Boolean := False;
-- ADC trigger 2 on Timer E compare 2
AD2TEC : ADC2R_AD2TEC_Field := (As_Array => False, Val => 16#0#);
-- ADC trigger 2 on Timer E Reset
AD2TERST : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for ADC2R_Register use record
AD2MC at 0 range 0 .. 3;
AD2MPER at 0 range 4 .. 4;
AD2EEV at 0 range 5 .. 9;
AD2TAC at 0 range 10 .. 12;
AD2TAPER at 0 range 13 .. 13;
AD2TBC at 0 range 14 .. 16;
AD2TBPER at 0 range 17 .. 17;
AD2TCC at 0 range 18 .. 20;
AD2TCPER at 0 range 21 .. 21;
AD2TCRST at 0 range 22 .. 22;
AD2TDC at 0 range 23 .. 25;
AD2TDPER at 0 range 26 .. 26;
AD2TDRST at 0 range 27 .. 27;
AD2TEC at 0 range 28 .. 30;
AD2TERST at 0 range 31 .. 31;
end record;
-- ADC3R_AD1MC array
type ADC3R_AD1MC_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for ADC3R_AD1MC
type ADC3R_AD1MC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1MC as a value
Val : HAL.UInt4;
when True =>
-- AD1MC as an array
Arr : ADC3R_AD1MC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for ADC3R_AD1MC_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- ADC3R_AD1EEV array
type ADC3R_AD1EEV_Field_Array is array (1 .. 5) of Boolean
with Component_Size => 1, Size => 5;
-- Type definition for ADC3R_AD1EEV
type ADC3R_AD1EEV_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1EEV as a value
Val : HAL.UInt5;
when True =>
-- AD1EEV as an array
Arr : ADC3R_AD1EEV_Field_Array;
end case;
end record
with Unchecked_Union, Size => 5;
for ADC3R_AD1EEV_Field use record
Val at 0 range 0 .. 4;
Arr at 0 range 0 .. 4;
end record;
-- ADC3R_AD1TAC array
type ADC3R_AD1TAC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC3R_AD1TAC
type ADC3R_AD1TAC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1TAC as a value
Val : HAL.UInt3;
when True =>
-- AD1TAC as an array
Arr : ADC3R_AD1TAC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC3R_AD1TAC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC3R_AD1TBC array
type ADC3R_AD1TBC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC3R_AD1TBC
type ADC3R_AD1TBC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1TBC as a value
Val : HAL.UInt3;
when True =>
-- AD1TBC as an array
Arr : ADC3R_AD1TBC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC3R_AD1TBC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC3R_AD1TCC array
type ADC3R_AD1TCC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC3R_AD1TCC
type ADC3R_AD1TCC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1TCC as a value
Val : HAL.UInt3;
when True =>
-- AD1TCC as an array
Arr : ADC3R_AD1TCC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC3R_AD1TCC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC3R_AD1TDC array
type ADC3R_AD1TDC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC3R_AD1TDC
type ADC3R_AD1TDC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1TDC as a value
Val : HAL.UInt3;
when True =>
-- AD1TDC as an array
Arr : ADC3R_AD1TDC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC3R_AD1TDC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC3R_AD1TEC array
type ADC3R_AD1TEC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC3R_AD1TEC
type ADC3R_AD1TEC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD1TEC as a value
Val : HAL.UInt3;
when True =>
-- AD1TEC as an array
Arr : ADC3R_AD1TEC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC3R_AD1TEC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC Trigger 3 Register
type ADC3R_Register is record
-- AD1MC1
AD1MC : ADC3R_AD1MC_Field := (As_Array => False, Val => 16#0#);
-- AD1MPER
AD1MPER : Boolean := False;
-- AD1EEV1
AD1EEV : ADC3R_AD1EEV_Field := (As_Array => False, Val => 16#0#);
-- AD1TAC2
AD1TAC : ADC3R_AD1TAC_Field := (As_Array => False, Val => 16#0#);
-- AD1TAPER
AD1TAPER : Boolean := False;
-- AD1TARST
AD1TARST : Boolean := False;
-- AD1TBC2
AD1TBC : ADC3R_AD1TBC_Field := (As_Array => False, Val => 16#0#);
-- AD1TBPER
AD1TBPER : Boolean := False;
-- AD1TBRST
AD1TBRST : Boolean := False;
-- AD1TCC2
AD1TCC : ADC3R_AD1TCC_Field := (As_Array => False, Val => 16#0#);
-- AD1TCPER
AD1TCPER : Boolean := False;
-- AD1TDC2
AD1TDC : ADC3R_AD1TDC_Field := (As_Array => False, Val => 16#0#);
-- AD1TDPER
AD1TDPER : Boolean := False;
-- AD1TEC2
AD1TEC : ADC3R_AD1TEC_Field := (As_Array => False, Val => 16#0#);
-- AD1TEPER
AD1TEPER : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for ADC3R_Register use record
AD1MC at 0 range 0 .. 3;
AD1MPER at 0 range 4 .. 4;
AD1EEV at 0 range 5 .. 9;
AD1TAC at 0 range 10 .. 12;
AD1TAPER at 0 range 13 .. 13;
AD1TARST at 0 range 14 .. 14;
AD1TBC at 0 range 15 .. 17;
AD1TBPER at 0 range 18 .. 18;
AD1TBRST at 0 range 19 .. 19;
AD1TCC at 0 range 20 .. 22;
AD1TCPER at 0 range 23 .. 23;
AD1TDC at 0 range 24 .. 26;
AD1TDPER at 0 range 27 .. 27;
AD1TEC at 0 range 28 .. 30;
AD1TEPER at 0 range 31 .. 31;
end record;
-- ADC4R_AD2MC array
type ADC4R_AD2MC_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for ADC4R_AD2MC
type ADC4R_AD2MC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2MC as a value
Val : HAL.UInt4;
when True =>
-- AD2MC as an array
Arr : ADC4R_AD2MC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for ADC4R_AD2MC_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- ADC4R_AD2EEV array
type ADC4R_AD2EEV_Field_Array is array (6 .. 10) of Boolean
with Component_Size => 1, Size => 5;
-- Type definition for ADC4R_AD2EEV
type ADC4R_AD2EEV_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2EEV as a value
Val : HAL.UInt5;
when True =>
-- AD2EEV as an array
Arr : ADC4R_AD2EEV_Field_Array;
end case;
end record
with Unchecked_Union, Size => 5;
for ADC4R_AD2EEV_Field use record
Val at 0 range 0 .. 4;
Arr at 0 range 0 .. 4;
end record;
-- ADC4R_AD2TAC array
type ADC4R_AD2TAC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC4R_AD2TAC
type ADC4R_AD2TAC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2TAC as a value
Val : HAL.UInt3;
when True =>
-- AD2TAC as an array
Arr : ADC4R_AD2TAC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC4R_AD2TAC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC4R_AD2TBC array
type ADC4R_AD2TBC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC4R_AD2TBC
type ADC4R_AD2TBC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2TBC as a value
Val : HAL.UInt3;
when True =>
-- AD2TBC as an array
Arr : ADC4R_AD2TBC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC4R_AD2TBC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC4R_AD2TCC array
type ADC4R_AD2TCC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC4R_AD2TCC
type ADC4R_AD2TCC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2TCC as a value
Val : HAL.UInt3;
when True =>
-- AD2TCC as an array
Arr : ADC4R_AD2TCC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC4R_AD2TCC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC4R_AD2TDC array
type ADC4R_AD2TDC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC4R_AD2TDC
type ADC4R_AD2TDC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2TDC as a value
Val : HAL.UInt3;
when True =>
-- AD2TDC as an array
Arr : ADC4R_AD2TDC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC4R_AD2TDC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC4R_AD2TEC array
type ADC4R_AD2TEC_Field_Array is array (2 .. 4) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for ADC4R_AD2TEC
type ADC4R_AD2TEC_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- AD2TEC as a value
Val : HAL.UInt3;
when True =>
-- AD2TEC as an array
Arr : ADC4R_AD2TEC_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for ADC4R_AD2TEC_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- ADC Trigger 4 Register
type ADC4R_Register is record
-- AD2MC1
AD2MC : ADC4R_AD2MC_Field := (As_Array => False, Val => 16#0#);
-- AD2MPER
AD2MPER : Boolean := False;
-- AD2EEV6
AD2EEV : ADC4R_AD2EEV_Field := (As_Array => False, Val => 16#0#);
-- AD2TAC2
AD2TAC : ADC4R_AD2TAC_Field := (As_Array => False, Val => 16#0#);
-- AD2TAPER
AD2TAPER : Boolean := False;
-- AD2TBC2
AD2TBC : ADC4R_AD2TBC_Field := (As_Array => False, Val => 16#0#);
-- AD2TBPER
AD2TBPER : Boolean := False;
-- AD2TCC2
AD2TCC : ADC4R_AD2TCC_Field := (As_Array => False, Val => 16#0#);
-- AD2TCPER
AD2TCPER : Boolean := False;
-- AD2TCRST
AD2TCRST : Boolean := False;
-- AD2TDC2
AD2TDC : ADC4R_AD2TDC_Field := (As_Array => False, Val => 16#0#);
-- AD2TDPER
AD2TDPER : Boolean := False;
-- AD2TDRST
AD2TDRST : Boolean := False;
-- AD2TEC2
AD2TEC : ADC4R_AD2TEC_Field := (As_Array => False, Val => 16#0#);
-- AD2TERST
AD2TERST : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for ADC4R_Register use record
AD2MC at 0 range 0 .. 3;
AD2MPER at 0 range 4 .. 4;
AD2EEV at 0 range 5 .. 9;
AD2TAC at 0 range 10 .. 12;
AD2TAPER at 0 range 13 .. 13;
AD2TBC at 0 range 14 .. 16;
AD2TBPER at 0 range 17 .. 17;
AD2TCC at 0 range 18 .. 20;
AD2TCPER at 0 range 21 .. 21;
AD2TCRST at 0 range 22 .. 22;
AD2TDC at 0 range 23 .. 25;
AD2TDPER at 0 range 26 .. 26;
AD2TDRST at 0 range 27 .. 27;
AD2TEC at 0 range 28 .. 30;
AD2TERST at 0 range 31 .. 31;
end record;
subtype DLLCR_CALRTE_Field is HAL.UInt2;
-- DLL Control Register
type DLLCR_Register is record
-- DLL Calibration Start
CAL : Boolean := False;
-- DLL Calibration Enable
CALEN : Boolean := False;
-- DLL Calibration rate
CALRTE : DLLCR_CALRTE_Field := 16#0#;
-- unspecified
Reserved_4_31 : HAL.UInt28 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for DLLCR_Register use record
CAL at 0 range 0 .. 0;
CALEN at 0 range 1 .. 1;
CALRTE at 0 range 2 .. 3;
Reserved_4_31 at 0 range 4 .. 31;
end record;
subtype FLTINR1_FLT1F_Field is HAL.UInt4;
subtype FLTINR1_FLT2F_Field is HAL.UInt4;
subtype FLTINR1_FLT3F_Field is HAL.UInt4;
subtype FLTINR1_FLT4F_Field is HAL.UInt4;
-- HRTIM Fault Input Register 1
type FLTINR1_Register is record
-- FLT1E
FLT1E : Boolean := False;
-- FLT1P
FLT1P : Boolean := False;
-- FLT1SRC
FLT1SRC : Boolean := False;
-- FLT1F
FLT1F : FLTINR1_FLT1F_Field := 16#0#;
-- FLT1LCK
FLT1LCK : Boolean := False;
-- FLT2E
FLT2E : Boolean := False;
-- FLT2P
FLT2P : Boolean := False;
-- FLT2SRC
FLT2SRC : Boolean := False;
-- FLT2F
FLT2F : FLTINR1_FLT2F_Field := 16#0#;
-- FLT2LCK
FLT2LCK : Boolean := False;
-- FLT3E
FLT3E : Boolean := False;
-- FLT3P
FLT3P : Boolean := False;
-- FLT3SRC
FLT3SRC : Boolean := False;
-- FLT3F
FLT3F : FLTINR1_FLT3F_Field := 16#0#;
-- FLT3LCK
FLT3LCK : Boolean := False;
-- FLT4E
FLT4E : Boolean := False;
-- FLT4P
FLT4P : Boolean := False;
-- FLT4SRC
FLT4SRC : Boolean := False;
-- FLT4F
FLT4F : FLTINR1_FLT4F_Field := 16#0#;
-- FLT4LCK
FLT4LCK : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for FLTINR1_Register use record
FLT1E at 0 range 0 .. 0;
FLT1P at 0 range 1 .. 1;
FLT1SRC at 0 range 2 .. 2;
FLT1F at 0 range 3 .. 6;
FLT1LCK at 0 range 7 .. 7;
FLT2E at 0 range 8 .. 8;
FLT2P at 0 range 9 .. 9;
FLT2SRC at 0 range 10 .. 10;
FLT2F at 0 range 11 .. 14;
FLT2LCK at 0 range 15 .. 15;
FLT3E at 0 range 16 .. 16;
FLT3P at 0 range 17 .. 17;
FLT3SRC at 0 range 18 .. 18;
FLT3F at 0 range 19 .. 22;
FLT3LCK at 0 range 23 .. 23;
FLT4E at 0 range 24 .. 24;
FLT4P at 0 range 25 .. 25;
FLT4SRC at 0 range 26 .. 26;
FLT4F at 0 range 27 .. 30;
FLT4LCK at 0 range 31 .. 31;
end record;
subtype FLTINR2_FLT5F_Field is HAL.UInt4;
subtype FLTINR2_FLTSD_Field is HAL.UInt2;
-- HRTIM Fault Input Register 2
type FLTINR2_Register is record
-- FLT5E
FLT5E : Boolean := False;
-- FLT5P
FLT5P : Boolean := False;
-- FLT5SRC
FLT5SRC : Boolean := False;
-- FLT5F
FLT5F : FLTINR2_FLT5F_Field := 16#0#;
-- FLT5LCK
FLT5LCK : Boolean := False;
-- unspecified
Reserved_8_23 : HAL.UInt16 := 16#0#;
-- FLTSD
FLTSD : FLTINR2_FLTSD_Field := 16#0#;
-- unspecified
Reserved_26_31 : HAL.UInt6 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for FLTINR2_Register use record
FLT5E at 0 range 0 .. 0;
FLT5P at 0 range 1 .. 1;
FLT5SRC at 0 range 2 .. 2;
FLT5F at 0 range 3 .. 6;
FLT5LCK at 0 range 7 .. 7;
Reserved_8_23 at 0 range 8 .. 23;
FLTSD at 0 range 24 .. 25;
Reserved_26_31 at 0 range 26 .. 31;
end record;
-- BDMUPDR_MCMP array
type BDMUPDR_MCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for BDMUPDR_MCMP
type BDMUPDR_MCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MCMP as a value
Val : HAL.UInt4;
when True =>
-- MCMP as an array
Arr : BDMUPDR_MCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for BDMUPDR_MCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- BDMUPDR
type BDMUPDR_Register is record
-- MCR
MCR : Boolean := False;
-- MICR
MICR : Boolean := False;
-- MDIER
MDIER : Boolean := False;
-- MCNT
MCNT : Boolean := False;
-- MPER
MPER : Boolean := False;
-- MREP
MREP : Boolean := False;
-- MCMP1
MCMP : BDMUPDR_MCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_10_31 : HAL.UInt22 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for BDMUPDR_Register use record
MCR at 0 range 0 .. 0;
MICR at 0 range 1 .. 1;
MDIER at 0 range 2 .. 2;
MCNT at 0 range 3 .. 3;
MPER at 0 range 4 .. 4;
MREP at 0 range 5 .. 5;
MCMP at 0 range 6 .. 9;
Reserved_10_31 at 0 range 10 .. 31;
end record;
-- BDTxUPR_TIMxCMP array
type BDTxUPR_TIMxCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for BDTxUPR_TIMxCMP
type BDTxUPR_TIMxCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMxCMP as a value
Val : HAL.UInt4;
when True =>
-- TIMxCMP as an array
Arr : BDTxUPR_TIMxCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for BDTxUPR_TIMxCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- BDTxUPR_TIMxEEFR array
type BDTxUPR_TIMxEEFR_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for BDTxUPR_TIMxEEFR
type BDTxUPR_TIMxEEFR_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMxEEFR as a value
Val : HAL.UInt2;
when True =>
-- TIMxEEFR as an array
Arr : BDTxUPR_TIMxEEFR_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for BDTxUPR_TIMxEEFR_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- Burst DMA Timerx update Register
type BDTxUPR_Register is record
-- HRTIM_TIMxCR register update enable
TIMxCR : Boolean := False;
-- HRTIM_TIMxICR register update enable
TIMxICR : Boolean := False;
-- HRTIM_TIMxDIER register update enable
TIMxDIER : Boolean := False;
-- HRTIM_CNTxR register update enable
TIMxCNT : Boolean := False;
-- HRTIM_PERxR register update enable
TIMxPER : Boolean := False;
-- HRTIM_REPxR register update enable
TIMxREP : Boolean := False;
-- HRTIM_CMP1xR register update enable
TIMxCMP : BDTxUPR_TIMxCMP_Field :=
(As_Array => False, Val => 16#0#);
-- HRTIM_DTxR register update enable
TIMx_DTxR : Boolean := False;
-- HRTIM_SET1xR register update enable
TIMxSET1R : Boolean := False;
-- HRTIM_RST1xR register update enable
TIMxRST1R : Boolean := False;
-- HRTIM_SET2xR register update enable
TIMxSET2R : Boolean := False;
-- HRTIM_RST2xR register update enable
TIMxRST2R : Boolean := False;
-- HRTIM_EEFxR1 register update enable
TIMxEEFR : BDTxUPR_TIMxEEFR_Field :=
(As_Array => False, Val => 16#0#);
-- HRTIM_RSTxR register update enable
TIMxRSTR : Boolean := False;
-- HRTIM_CHPxR register update enable
TIMxCHPR : Boolean := False;
-- HRTIM_OUTxR register update enable
TIMxOUTR : Boolean := False;
-- HRTIM_FLTxR register update enable
TIMxFLTR : Boolean := False;
-- unspecified
Reserved_21_31 : HAL.UInt11 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for BDTxUPR_Register use record
TIMxCR at 0 range 0 .. 0;
TIMxICR at 0 range 1 .. 1;
TIMxDIER at 0 range 2 .. 2;
TIMxCNT at 0 range 3 .. 3;
TIMxPER at 0 range 4 .. 4;
TIMxREP at 0 range 5 .. 5;
TIMxCMP at 0 range 6 .. 9;
TIMx_DTxR at 0 range 10 .. 10;
TIMxSET1R at 0 range 11 .. 11;
TIMxRST1R at 0 range 12 .. 12;
TIMxSET2R at 0 range 13 .. 13;
TIMxRST2R at 0 range 14 .. 14;
TIMxEEFR at 0 range 15 .. 16;
TIMxRSTR at 0 range 17 .. 17;
TIMxCHPR at 0 range 18 .. 18;
TIMxOUTR at 0 range 19 .. 19;
TIMxFLTR at 0 range 20 .. 20;
Reserved_21_31 at 0 range 21 .. 31;
end record;
subtype MCR_CKPSC_Field is HAL.UInt3;
subtype MCR_SYNCIN_Field is HAL.UInt2;
subtype MCR_SYNCOUT_Field is HAL.UInt2;
subtype MCR_SYNCSRC_Field is HAL.UInt2;
subtype MCR_DACSYNC_Field is HAL.UInt2;
subtype MCR_BRSTDMA_Field is HAL.UInt2;
-- Master Timer Control Register
type MCR_Register is record
-- HRTIM Master Clock prescaler
CKPSC : MCR_CKPSC_Field := 16#0#;
-- Master Continuous mode
CONT : Boolean := False;
-- Master Re-triggerable mode
RETRIG : Boolean := False;
-- Half mode enable
HALF : Boolean := False;
-- unspecified
Reserved_6_7 : HAL.UInt2 := 16#0#;
-- ynchronization input
SYNCIN : MCR_SYNCIN_Field := 16#0#;
-- Synchronization Resets Master
SYNCRSTM : Boolean := False;
-- Synchronization Starts Master
SYNCSTRTM : Boolean := False;
-- Synchronization output
SYNCOUT : MCR_SYNCOUT_Field := 16#0#;
-- Synchronization source
SYNCSRC : MCR_SYNCSRC_Field := 16#0#;
-- Master Counter enable
MCEN : Boolean := False;
-- Timer A counter enable
TACEN : Boolean := False;
-- Timer B counter enable
TBCEN : Boolean := False;
-- Timer C counter enable
TCCEN : Boolean := False;
-- Timer D counter enable
TDCEN : Boolean := False;
-- Timer E counter enable
TECEN : Boolean := False;
-- unspecified
Reserved_22_24 : HAL.UInt3 := 16#0#;
-- AC Synchronization
DACSYNC : MCR_DACSYNC_Field := 16#0#;
-- Preload enable
PREEN : Boolean := False;
-- unspecified
Reserved_28_28 : HAL.Bit := 16#0#;
-- Master Timer Repetition update
MREPU : Boolean := False;
-- Burst DMA Update
BRSTDMA : MCR_BRSTDMA_Field := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for MCR_Register use record
CKPSC at 0 range 0 .. 2;
CONT at 0 range 3 .. 3;
RETRIG at 0 range 4 .. 4;
HALF at 0 range 5 .. 5;
Reserved_6_7 at 0 range 6 .. 7;
SYNCIN at 0 range 8 .. 9;
SYNCRSTM at 0 range 10 .. 10;
SYNCSTRTM at 0 range 11 .. 11;
SYNCOUT at 0 range 12 .. 13;
SYNCSRC at 0 range 14 .. 15;
MCEN at 0 range 16 .. 16;
TACEN at 0 range 17 .. 17;
TBCEN at 0 range 18 .. 18;
TCCEN at 0 range 19 .. 19;
TDCEN at 0 range 20 .. 20;
TECEN at 0 range 21 .. 21;
Reserved_22_24 at 0 range 22 .. 24;
DACSYNC at 0 range 25 .. 26;
PREEN at 0 range 27 .. 27;
Reserved_28_28 at 0 range 28 .. 28;
MREPU at 0 range 29 .. 29;
BRSTDMA at 0 range 30 .. 31;
end record;
-- MISR_MCMP array
type MISR_MCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for MISR_MCMP
type MISR_MCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MCMP as a value
Val : HAL.UInt4;
when True =>
-- MCMP as an array
Arr : MISR_MCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for MISR_MCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- Master Timer Interrupt Status Register
type MISR_Register is record
-- Read-only. Master Compare 1 Interrupt Flag
MCMP : MISR_MCMP_Field;
-- Read-only. Master Repetition Interrupt Flag
MREP : Boolean;
-- Read-only. Sync Input Interrupt Flag
SYNC : Boolean;
-- Read-only. Master Update Interrupt Flag
MUPD : Boolean;
-- unspecified
Reserved_7_31 : HAL.UInt25;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for MISR_Register use record
MCMP at 0 range 0 .. 3;
MREP at 0 range 4 .. 4;
SYNC at 0 range 5 .. 5;
MUPD at 0 range 6 .. 6;
Reserved_7_31 at 0 range 7 .. 31;
end record;
-- Master Timer Interrupt Clear Register
type MICR_Register is record
-- Write-only. Master Compare 1 Interrupt flag clear
MCMP1C : Boolean := False;
-- Write-only. Master Compare 2 Interrupt flag clear
MCMP2C : Boolean := False;
-- Write-only. Master Compare 3 Interrupt flag clear
MCMP3C : Boolean := False;
-- Write-only. Master Compare 4 Interrupt flag clear
MCMP4C : Boolean := False;
-- Write-only. Repetition Interrupt flag clear
MREPC : Boolean := False;
-- Write-only. Sync Input Interrupt flag clear
SYNCC : Boolean := False;
-- Write-only. Master update Interrupt flag clear
MUPDC : Boolean := False;
-- unspecified
Reserved_7_31 : HAL.UInt25 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for MICR_Register use record
MCMP1C at 0 range 0 .. 0;
MCMP2C at 0 range 1 .. 1;
MCMP3C at 0 range 2 .. 2;
MCMP4C at 0 range 3 .. 3;
MREPC at 0 range 4 .. 4;
SYNCC at 0 range 5 .. 5;
MUPDC at 0 range 6 .. 6;
Reserved_7_31 at 0 range 7 .. 31;
end record;
-- MDIER
type MDIER_Register is record
-- MCMP1IE
MCMP1IE : Boolean := False;
-- MCMP2IE
MCMP2IE : Boolean := False;
-- MCMP3IE
MCMP3IE : Boolean := False;
-- MCMP4IE
MCMP4IE : Boolean := False;
-- MREPIE
MREPIE : Boolean := False;
-- SYNCIE
SYNCIE : Boolean := False;
-- MUPDIE
MUPDIE : Boolean := False;
-- unspecified
Reserved_7_15 : HAL.UInt9 := 16#0#;
-- MCMP1DE
MCMP1DE : Boolean := False;
-- MCMP2DE
MCMP2DE : Boolean := False;
-- MCMP3DE
MCMP3DE : Boolean := False;
-- MCMP4DE
MCMP4DE : Boolean := False;
-- MREPDE
MREPDE : Boolean := False;
-- SYNCDE
SYNCDE : Boolean := False;
-- MUPDDE
MUPDDE : Boolean := False;
-- unspecified
Reserved_23_31 : HAL.UInt9 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for MDIER_Register use record
MCMP1IE at 0 range 0 .. 0;
MCMP2IE at 0 range 1 .. 1;
MCMP3IE at 0 range 2 .. 2;
MCMP4IE at 0 range 3 .. 3;
MREPIE at 0 range 4 .. 4;
SYNCIE at 0 range 5 .. 5;
MUPDIE at 0 range 6 .. 6;
Reserved_7_15 at 0 range 7 .. 15;
MCMP1DE at 0 range 16 .. 16;
MCMP2DE at 0 range 17 .. 17;
MCMP3DE at 0 range 18 .. 18;
MCMP4DE at 0 range 19 .. 19;
MREPDE at 0 range 20 .. 20;
SYNCDE at 0 range 21 .. 21;
MUPDDE at 0 range 22 .. 22;
Reserved_23_31 at 0 range 23 .. 31;
end record;
subtype MCNTR_MCNT_Field is HAL.UInt16;
-- Master Timer Counter Register
type MCNTR_Register is record
-- Counter value
MCNT : MCNTR_MCNT_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for MCNTR_Register use record
MCNT at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype MPER_MPER_Field is HAL.UInt16;
-- Master Timer Period Register
type MPER_Register is record
-- Master Timer Period value
MPER : MPER_MPER_Field := 16#FFFF#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for MPER_Register use record
MPER at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype MREP_MREP_Field is HAL.UInt8;
-- Master Timer Repetition Register
type MREP_Register is record
-- Master Timer Repetition counter value
MREP : MREP_MREP_Field := 16#0#;
-- unspecified
Reserved_8_31 : HAL.UInt24 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for MREP_Register use record
MREP at 0 range 0 .. 7;
Reserved_8_31 at 0 range 8 .. 31;
end record;
subtype MCMP1R_MCMP1_Field is HAL.UInt16;
-- Master Timer Compare 1 Register
type MCMP1R_Register is record
-- Master Timer Compare 1 value
MCMP1 : MCMP1R_MCMP1_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for MCMP1R_Register use record
MCMP1 at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype MCMP2R_MCMP2_Field is HAL.UInt16;
-- Master Timer Compare 2 Register
type MCMP2R_Register is record
-- Master Timer Compare 2 value
MCMP2 : MCMP2R_MCMP2_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for MCMP2R_Register use record
MCMP2 at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype MCMP3R_MCMP3_Field is HAL.UInt16;
-- Master Timer Compare 3 Register
type MCMP3R_Register is record
-- Master Timer Compare 3 value
MCMP3 : MCMP3R_MCMP3_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for MCMP3R_Register use record
MCMP3 at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype MCMP4R_MCMP4_Field is HAL.UInt16;
-- Master Timer Compare 4 Register
type MCMP4R_Register is record
-- Master Timer Compare 4 value
MCMP4 : MCMP4R_MCMP4_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for MCMP4R_Register use record
MCMP4 at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype TIMACR_CKPSCx_Field is HAL.UInt3;
-- TIMACR_DELCMP array element
subtype TIMACR_DELCMP_Element is HAL.UInt2;
-- TIMACR_DELCMP array
type TIMACR_DELCMP_Field_Array is array (2 .. 3) of TIMACR_DELCMP_Element
with Component_Size => 2, Size => 4;
-- Type definition for TIMACR_DELCMP
type TIMACR_DELCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- DELCMP as a value
Val : HAL.UInt4;
when True =>
-- DELCMP as an array
Arr : TIMACR_DELCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for TIMACR_DELCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
subtype TIMACR_DACSYNC_Field is HAL.UInt2;
subtype TIMACR_UPDGAT_Field is HAL.UInt4;
-- Timerx Control Register
type TIMACR_Register is record
-- HRTIM Timer x Clock prescaler
CKPSCx : TIMACR_CKPSCx_Field := 16#0#;
-- Continuous mode
CONT : Boolean := False;
-- Re-triggerable mode
RETRIG : Boolean := False;
-- Half mode enable
HALF : Boolean := False;
-- Push-Pull mode enable
PSHPLL : Boolean := False;
-- unspecified
Reserved_7_9 : HAL.UInt3 := 16#0#;
-- Synchronization Resets Timer x
SYNCRSTx : Boolean := False;
-- Synchronization Starts Timer x
SYNCSTRTx : Boolean := False;
-- Delayed CMP2 mode
DELCMP : TIMACR_DELCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_16_16 : HAL.Bit := 16#0#;
-- Timer x Repetition update
TxREPU : Boolean := False;
-- Timerx reset update
TxRSTU : Boolean := False;
-- unspecified
Reserved_19_19 : HAL.Bit := 16#0#;
-- TBU
TBU : Boolean := False;
-- TCU
TCU : Boolean := False;
-- TDU
TDU : Boolean := False;
-- TEU
TEU : Boolean := False;
-- Master Timer update
MSTU : Boolean := False;
-- AC Synchronization
DACSYNC : TIMACR_DACSYNC_Field := 16#0#;
-- Preload enable
PREEN : Boolean := False;
-- Update Gating
UPDGAT : TIMACR_UPDGAT_Field := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMACR_Register use record
CKPSCx at 0 range 0 .. 2;
CONT at 0 range 3 .. 3;
RETRIG at 0 range 4 .. 4;
HALF at 0 range 5 .. 5;
PSHPLL at 0 range 6 .. 6;
Reserved_7_9 at 0 range 7 .. 9;
SYNCRSTx at 0 range 10 .. 10;
SYNCSTRTx at 0 range 11 .. 11;
DELCMP at 0 range 12 .. 15;
Reserved_16_16 at 0 range 16 .. 16;
TxREPU at 0 range 17 .. 17;
TxRSTU at 0 range 18 .. 18;
Reserved_19_19 at 0 range 19 .. 19;
TBU at 0 range 20 .. 20;
TCU at 0 range 21 .. 21;
TDU at 0 range 22 .. 22;
TEU at 0 range 23 .. 23;
MSTU at 0 range 24 .. 24;
DACSYNC at 0 range 25 .. 26;
PREEN at 0 range 27 .. 27;
UPDGAT at 0 range 28 .. 31;
end record;
-- TIMAISR_CMP array
type TIMAISR_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for TIMAISR_CMP
type TIMAISR_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : TIMAISR_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for TIMAISR_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- TIMAISR_CPT array
type TIMAISR_CPT_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for TIMAISR_CPT
type TIMAISR_CPT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CPT as a value
Val : HAL.UInt2;
when True =>
-- CPT as an array
Arr : TIMAISR_CPT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for TIMAISR_CPT_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- Timerx Interrupt Status Register
type TIMAISR_Register is record
-- Read-only. Compare 1 Interrupt Flag
CMP : TIMAISR_CMP_Field;
-- Read-only. Repetition Interrupt Flag
REP : Boolean;
-- unspecified
Reserved_5_5 : HAL.Bit;
-- Read-only. Update Interrupt Flag
UPD : Boolean;
-- Read-only. Capture1 Interrupt Flag
CPT : TIMAISR_CPT_Field;
-- Read-only. Output 1 Set Interrupt Flag
SETx1 : Boolean;
-- Read-only. Output 1 Reset Interrupt Flag
RSTx1 : Boolean;
-- Read-only. Output 2 Set Interrupt Flag
SETx2 : Boolean;
-- Read-only. Output 2 Reset Interrupt Flag
RSTx2 : Boolean;
-- Read-only. Reset Interrupt Flag
RST : Boolean;
-- Read-only. Delayed Protection Flag
DLYPRT : Boolean;
-- unspecified
Reserved_15_15 : HAL.Bit;
-- Read-only. Current Push Pull Status
CPPSTAT : Boolean;
-- Read-only. Idle Push Pull Status
IPPSTAT : Boolean;
-- Read-only. Output 1 State
O1STAT : Boolean;
-- Read-only. Output 2 State
O2STAT : Boolean;
-- unspecified
Reserved_20_31 : HAL.UInt12;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMAISR_Register use record
CMP at 0 range 0 .. 3;
REP at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPD at 0 range 6 .. 6;
CPT at 0 range 7 .. 8;
SETx1 at 0 range 9 .. 9;
RSTx1 at 0 range 10 .. 10;
SETx2 at 0 range 11 .. 11;
RSTx2 at 0 range 12 .. 12;
RST at 0 range 13 .. 13;
DLYPRT at 0 range 14 .. 14;
Reserved_15_15 at 0 range 15 .. 15;
CPPSTAT at 0 range 16 .. 16;
IPPSTAT at 0 range 17 .. 17;
O1STAT at 0 range 18 .. 18;
O2STAT at 0 range 19 .. 19;
Reserved_20_31 at 0 range 20 .. 31;
end record;
-- Timerx Interrupt Clear Register
type TIMAICR_Register is record
-- Write-only. Compare 1 Interrupt flag Clear
CMP1C : Boolean := False;
-- Write-only. Compare 2 Interrupt flag Clear
CMP2C : Boolean := False;
-- Write-only. Compare 3 Interrupt flag Clear
CMP3C : Boolean := False;
-- Write-only. Compare 4 Interrupt flag Clear
CMP4C : Boolean := False;
-- Write-only. Repetition Interrupt flag Clear
REPC : Boolean := False;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- Write-only. Update Interrupt flag Clear
UPDC : Boolean := False;
-- Write-only. Capture1 Interrupt flag Clear
CPT1C : Boolean := False;
-- Write-only. Capture2 Interrupt flag Clear
CPT2C : Boolean := False;
-- Write-only. Output 1 Set flag Clear
SET1xC : Boolean := False;
-- Write-only. Output 1 Reset flag Clear
RSTx1C : Boolean := False;
-- Write-only. Output 2 Set flag Clear
SET2xC : Boolean := False;
-- Write-only. Output 2 Reset flag Clear
RSTx2C : Boolean := False;
-- Write-only. Reset Interrupt flag Clear
RSTC : Boolean := False;
-- Write-only. Delayed Protection Flag Clear
DLYPRTC : Boolean := False;
-- unspecified
Reserved_15_31 : HAL.UInt17 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMAICR_Register use record
CMP1C at 0 range 0 .. 0;
CMP2C at 0 range 1 .. 1;
CMP3C at 0 range 2 .. 2;
CMP4C at 0 range 3 .. 3;
REPC at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPDC at 0 range 6 .. 6;
CPT1C at 0 range 7 .. 7;
CPT2C at 0 range 8 .. 8;
SET1xC at 0 range 9 .. 9;
RSTx1C at 0 range 10 .. 10;
SET2xC at 0 range 11 .. 11;
RSTx2C at 0 range 12 .. 12;
RSTC at 0 range 13 .. 13;
DLYPRTC at 0 range 14 .. 14;
Reserved_15_31 at 0 range 15 .. 31;
end record;
-- TIMxDIER
type TIMADIER_Register is record
-- CMP1IE
CMP1IE : Boolean := False;
-- CMP2IE
CMP2IE : Boolean := False;
-- CMP3IE
CMP3IE : Boolean := False;
-- CMP4IE
CMP4IE : Boolean := False;
-- REPIE
REPIE : Boolean := False;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- UPDIE
UPDIE : Boolean := False;
-- CPT1IE
CPT1IE : Boolean := False;
-- CPT2IE
CPT2IE : Boolean := False;
-- SET1xIE
SET1xIE : Boolean := False;
-- RSTx1IE
RSTx1IE : Boolean := False;
-- SETx2IE
SETx2IE : Boolean := False;
-- RSTx2IE
RSTx2IE : Boolean := False;
-- RSTIE
RSTIE : Boolean := False;
-- DLYPRTIE
DLYPRTIE : Boolean := False;
-- unspecified
Reserved_15_15 : HAL.Bit := 16#0#;
-- CMP1DE
CMP1DE : Boolean := False;
-- CMP2DE
CMP2DE : Boolean := False;
-- CMP3DE
CMP3DE : Boolean := False;
-- CMP4DE
CMP4DE : Boolean := False;
-- REPDE
REPDE : Boolean := False;
-- unspecified
Reserved_21_21 : HAL.Bit := 16#0#;
-- UPDDE
UPDDE : Boolean := False;
-- CPT1DE
CPT1DE : Boolean := False;
-- CPT2DE
CPT2DE : Boolean := False;
-- SET1xDE
SET1xDE : Boolean := False;
-- RSTx1DE
RSTx1DE : Boolean := False;
-- SETx2DE
SETx2DE : Boolean := False;
-- RSTx2DE
RSTx2DE : Boolean := False;
-- RSTDE
RSTDE : Boolean := False;
-- DLYPRTDE
DLYPRTDE : Boolean := False;
-- unspecified
Reserved_31_31 : HAL.Bit := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMADIER_Register use record
CMP1IE at 0 range 0 .. 0;
CMP2IE at 0 range 1 .. 1;
CMP3IE at 0 range 2 .. 2;
CMP4IE at 0 range 3 .. 3;
REPIE at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPDIE at 0 range 6 .. 6;
CPT1IE at 0 range 7 .. 7;
CPT2IE at 0 range 8 .. 8;
SET1xIE at 0 range 9 .. 9;
RSTx1IE at 0 range 10 .. 10;
SETx2IE at 0 range 11 .. 11;
RSTx2IE at 0 range 12 .. 12;
RSTIE at 0 range 13 .. 13;
DLYPRTIE at 0 range 14 .. 14;
Reserved_15_15 at 0 range 15 .. 15;
CMP1DE at 0 range 16 .. 16;
CMP2DE at 0 range 17 .. 17;
CMP3DE at 0 range 18 .. 18;
CMP4DE at 0 range 19 .. 19;
REPDE at 0 range 20 .. 20;
Reserved_21_21 at 0 range 21 .. 21;
UPDDE at 0 range 22 .. 22;
CPT1DE at 0 range 23 .. 23;
CPT2DE at 0 range 24 .. 24;
SET1xDE at 0 range 25 .. 25;
RSTx1DE at 0 range 26 .. 26;
SETx2DE at 0 range 27 .. 27;
RSTx2DE at 0 range 28 .. 28;
RSTDE at 0 range 29 .. 29;
DLYPRTDE at 0 range 30 .. 30;
Reserved_31_31 at 0 range 31 .. 31;
end record;
subtype CNTAR_CNTx_Field is HAL.UInt16;
-- Timerx Counter Register
type CNTAR_Register is record
-- Timerx Counter value
CNTx : CNTAR_CNTx_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CNTAR_Register use record
CNTx at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype PERAR_PERx_Field is HAL.UInt16;
-- Timerx Period Register
type PERAR_Register is record
-- Timerx Period value
PERx : PERAR_PERx_Field := 16#FFFF#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for PERAR_Register use record
PERx at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype REPAR_REPx_Field is HAL.UInt8;
-- Timerx Repetition Register
type REPAR_Register is record
-- Timerx Repetition counter value
REPx : REPAR_REPx_Field := 16#0#;
-- unspecified
Reserved_8_31 : HAL.UInt24 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for REPAR_Register use record
REPx at 0 range 0 .. 7;
Reserved_8_31 at 0 range 8 .. 31;
end record;
subtype CMP1AR_CMP1x_Field is HAL.UInt16;
-- Timerx Compare 1 Register
type CMP1AR_Register is record
-- Timerx Compare 1 value
CMP1x : CMP1AR_CMP1x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP1AR_Register use record
CMP1x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP1CAR_CMP1x_Field is HAL.UInt16;
subtype CMP1CAR_REPx_Field is HAL.UInt8;
-- Timerx Compare 1 Compound Register
type CMP1CAR_Register is record
-- Timerx Compare 1 value
CMP1x : CMP1CAR_CMP1x_Field := 16#0#;
-- Timerx Repetition value (aliased from HRTIM_REPx register)
REPx : CMP1CAR_REPx_Field := 16#0#;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP1CAR_Register use record
CMP1x at 0 range 0 .. 15;
REPx at 0 range 16 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
subtype CMP2AR_CMP2x_Field is HAL.UInt16;
-- Timerx Compare 2 Register
type CMP2AR_Register is record
-- Timerx Compare 2 value
CMP2x : CMP2AR_CMP2x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP2AR_Register use record
CMP2x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP3AR_CMP3x_Field is HAL.UInt16;
-- Timerx Compare 3 Register
type CMP3AR_Register is record
-- Timerx Compare 3 value
CMP3x : CMP3AR_CMP3x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP3AR_Register use record
CMP3x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP4AR_CMP4x_Field is HAL.UInt16;
-- Timerx Compare 4 Register
type CMP4AR_Register is record
-- Timerx Compare 4 value
CMP4x : CMP4AR_CMP4x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP4AR_Register use record
CMP4x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CPT1AR_CPT1x_Field is HAL.UInt16;
-- Timerx Capture 1 Register
type CPT1AR_Register is record
-- Read-only. Timerx Capture 1 value
CPT1x : CPT1AR_CPT1x_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT1AR_Register use record
CPT1x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CPT2AR_CPT2x_Field is HAL.UInt16;
-- Timerx Capture 2 Register
type CPT2AR_Register is record
-- Read-only. Timerx Capture 2 value
CPT2x : CPT2AR_CPT2x_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT2AR_Register use record
CPT2x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype DTAR_DTRx_Field is HAL.UInt9;
subtype DTAR_DTPRSC_Field is HAL.UInt3;
subtype DTAR_DTFx_Field is HAL.UInt9;
-- Timerx Deadtime Register
type DTAR_Register is record
-- Deadtime Rising value
DTRx : DTAR_DTRx_Field := 16#0#;
-- Sign Deadtime Rising value
SDTRx : Boolean := False;
-- Deadtime Prescaler
DTPRSC : DTAR_DTPRSC_Field := 16#0#;
-- unspecified
Reserved_13_13 : HAL.Bit := 16#0#;
-- Deadtime Rising Sign Lock
DTRSLKx : Boolean := False;
-- Deadtime Rising Lock
DTRLKx : Boolean := False;
-- Deadtime Falling value
DTFx : DTAR_DTFx_Field := 16#0#;
-- Sign Deadtime Falling value
SDTFx : Boolean := False;
-- unspecified
Reserved_26_29 : HAL.UInt4 := 16#0#;
-- Deadtime Falling Sign Lock
DTFSLKx : Boolean := False;
-- Deadtime Falling Lock
DTFLKx : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for DTAR_Register use record
DTRx at 0 range 0 .. 8;
SDTRx at 0 range 9 .. 9;
DTPRSC at 0 range 10 .. 12;
Reserved_13_13 at 0 range 13 .. 13;
DTRSLKx at 0 range 14 .. 14;
DTRLKx at 0 range 15 .. 15;
DTFx at 0 range 16 .. 24;
SDTFx at 0 range 25 .. 25;
Reserved_26_29 at 0 range 26 .. 29;
DTFSLKx at 0 range 30 .. 30;
DTFLKx at 0 range 31 .. 31;
end record;
-- SETA1R_CMP array
type SETA1R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETA1R_CMP
type SETA1R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : SETA1R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETA1R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETA1R_MSTCMP array
type SETA1R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETA1R_MSTCMP
type SETA1R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : SETA1R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETA1R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETA1R_TIMEVNT array
type SETA1R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for SETA1R_TIMEVNT
type SETA1R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : SETA1R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for SETA1R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- SETA1R_EXTEVNT array
type SETA1R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for SETA1R_EXTEVNT
type SETA1R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : SETA1R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for SETA1R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output1 Set Register
type SETA1R_Register is record
-- Software Set trigger
SST : Boolean := False;
-- Timer A resynchronizaton
RESYNC : Boolean := False;
-- Timer A Period
PER : Boolean := False;
-- Timer A compare 1
CMP : SETA1R_CMP_Field := (As_Array => False, Val => 16#0#);
-- Master Period
MSTPER : Boolean := False;
-- Master Compare 1
MSTCMP : SETA1R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- Timer Event 1
TIMEVNT : SETA1R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- External Event 1
EXTEVNT : SETA1R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- Registers update (transfer preload to active)
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for SETA1R_Register use record
SST at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- RSTA1R_CMP array
type RSTA1R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTA1R_CMP
type RSTA1R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : RSTA1R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTA1R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTA1R_MSTCMP array
type RSTA1R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTA1R_MSTCMP
type RSTA1R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTA1R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTA1R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTA1R_TIMEVNT array
type RSTA1R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for RSTA1R_TIMEVNT
type RSTA1R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : RSTA1R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for RSTA1R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- RSTA1R_EXTEVNT array
type RSTA1R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTA1R_EXTEVNT
type RSTA1R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTA1R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTA1R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output1 Reset Register
type RSTA1R_Register is record
-- SRT
SRT : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : RSTA1R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : RSTA1R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : RSTA1R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : RSTA1R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTA1R_Register use record
SRT at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- SETA2R_CMP array
type SETA2R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETA2R_CMP
type SETA2R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : SETA2R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETA2R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETA2R_MSTCMP array
type SETA2R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETA2R_MSTCMP
type SETA2R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : SETA2R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETA2R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETA2R_TIMEVNT array
type SETA2R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for SETA2R_TIMEVNT
type SETA2R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : SETA2R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for SETA2R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- SETA2R_EXTEVNT array
type SETA2R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for SETA2R_EXTEVNT
type SETA2R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : SETA2R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for SETA2R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output2 Set Register
type SETA2R_Register is record
-- SST
SST : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : SETA2R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : SETA2R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : SETA2R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : SETA2R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for SETA2R_Register use record
SST at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- RSTA2R_CMP array
type RSTA2R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTA2R_CMP
type RSTA2R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : RSTA2R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTA2R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTA2R_MSTCMP array
type RSTA2R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTA2R_MSTCMP
type RSTA2R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTA2R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTA2R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTA2R_TIMEVNT array
type RSTA2R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for RSTA2R_TIMEVNT
type RSTA2R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : RSTA2R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for RSTA2R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- RSTA2R_EXTEVNT array
type RSTA2R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTA2R_EXTEVNT
type RSTA2R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTA2R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTA2R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output2 Reset Register
type RSTA2R_Register is record
-- SRT
SRT : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : RSTA2R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : RSTA2R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : RSTA2R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : RSTA2R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTA2R_Register use record
SRT at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
subtype EEFAR1_EE1FLTR_Field is HAL.UInt4;
subtype EEFAR1_EE2FLTR_Field is HAL.UInt4;
subtype EEFAR1_EE3FLTR_Field is HAL.UInt4;
subtype EEFAR1_EE4FLTR_Field is HAL.UInt4;
subtype EEFAR1_EE5FLTR_Field is HAL.UInt4;
-- Timerx External Event Filtering Register 1
type EEFAR1_Register is record
-- External Event 1 latch
EE1LTCH : Boolean := False;
-- External Event 1 filter
EE1FLTR : EEFAR1_EE1FLTR_Field := 16#0#;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- External Event 2 latch
EE2LTCH : Boolean := False;
-- External Event 2 filter
EE2FLTR : EEFAR1_EE2FLTR_Field := 16#0#;
-- unspecified
Reserved_11_11 : HAL.Bit := 16#0#;
-- External Event 3 latch
EE3LTCH : Boolean := False;
-- External Event 3 filter
EE3FLTR : EEFAR1_EE3FLTR_Field := 16#0#;
-- unspecified
Reserved_17_17 : HAL.Bit := 16#0#;
-- External Event 4 latch
EE4LTCH : Boolean := False;
-- External Event 4 filter
EE4FLTR : EEFAR1_EE4FLTR_Field := 16#0#;
-- unspecified
Reserved_23_23 : HAL.Bit := 16#0#;
-- External Event 5 latch
EE5LTCH : Boolean := False;
-- External Event 5 filter
EE5FLTR : EEFAR1_EE5FLTR_Field := 16#0#;
-- unspecified
Reserved_29_31 : HAL.UInt3 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EEFAR1_Register use record
EE1LTCH at 0 range 0 .. 0;
EE1FLTR at 0 range 1 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
EE2LTCH at 0 range 6 .. 6;
EE2FLTR at 0 range 7 .. 10;
Reserved_11_11 at 0 range 11 .. 11;
EE3LTCH at 0 range 12 .. 12;
EE3FLTR at 0 range 13 .. 16;
Reserved_17_17 at 0 range 17 .. 17;
EE4LTCH at 0 range 18 .. 18;
EE4FLTR at 0 range 19 .. 22;
Reserved_23_23 at 0 range 23 .. 23;
EE5LTCH at 0 range 24 .. 24;
EE5FLTR at 0 range 25 .. 28;
Reserved_29_31 at 0 range 29 .. 31;
end record;
subtype EEFAR2_EE6FLTR_Field is HAL.UInt4;
subtype EEFAR2_EE7FLTR_Field is HAL.UInt4;
subtype EEFAR2_EE8FLTR_Field is HAL.UInt4;
subtype EEFAR2_EE9FLTR_Field is HAL.UInt4;
subtype EEFAR2_EE10FLTR_Field is HAL.UInt4;
-- Timerx External Event Filtering Register 2
type EEFAR2_Register is record
-- External Event 6 latch
EE6LTCH : Boolean := False;
-- External Event 6 filter
EE6FLTR : EEFAR2_EE6FLTR_Field := 16#0#;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- External Event 7 latch
EE7LTCH : Boolean := False;
-- External Event 7 filter
EE7FLTR : EEFAR2_EE7FLTR_Field := 16#0#;
-- unspecified
Reserved_11_11 : HAL.Bit := 16#0#;
-- External Event 8 latch
EE8LTCH : Boolean := False;
-- External Event 8 filter
EE8FLTR : EEFAR2_EE8FLTR_Field := 16#0#;
-- unspecified
Reserved_17_17 : HAL.Bit := 16#0#;
-- External Event 9 latch
EE9LTCH : Boolean := False;
-- External Event 9 filter
EE9FLTR : EEFAR2_EE9FLTR_Field := 16#0#;
-- unspecified
Reserved_23_23 : HAL.Bit := 16#0#;
-- External Event 10 latch
EE10LTCH : Boolean := False;
-- External Event 10 filter
EE10FLTR : EEFAR2_EE10FLTR_Field := 16#0#;
-- unspecified
Reserved_29_31 : HAL.UInt3 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EEFAR2_Register use record
EE6LTCH at 0 range 0 .. 0;
EE6FLTR at 0 range 1 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
EE7LTCH at 0 range 6 .. 6;
EE7FLTR at 0 range 7 .. 10;
Reserved_11_11 at 0 range 11 .. 11;
EE8LTCH at 0 range 12 .. 12;
EE8FLTR at 0 range 13 .. 16;
Reserved_17_17 at 0 range 17 .. 17;
EE9LTCH at 0 range 18 .. 18;
EE9FLTR at 0 range 19 .. 22;
Reserved_23_23 at 0 range 23 .. 23;
EE10LTCH at 0 range 24 .. 24;
EE10FLTR at 0 range 25 .. 28;
Reserved_29_31 at 0 range 29 .. 31;
end record;
-- RSTAR_CMP array
type RSTAR_CMP_Field_Array is array (2 .. 3) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for RSTAR_CMP
type RSTAR_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt2;
when True =>
-- CMP as an array
Arr : RSTAR_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for RSTAR_CMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- RSTAR_MSTCMP array
type RSTAR_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTAR_MSTCMP
type RSTAR_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTAR_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTAR_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTAR_EXTEVNT array
type RSTAR_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTAR_EXTEVNT
type RSTAR_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTAR_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTAR_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- RSTAR_TIMBCMP array
type RSTAR_TIMBCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTAR_TIMBCMP
type RSTAR_TIMBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMBCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMBCMP as an array
Arr : RSTAR_TIMBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTAR_TIMBCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTAR_TIMCCMP array
type RSTAR_TIMCCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTAR_TIMCCMP
type RSTAR_TIMCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMCCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMCCMP as an array
Arr : RSTAR_TIMCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTAR_TIMCCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTAR_TIMDCMP array
type RSTAR_TIMDCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTAR_TIMDCMP
type RSTAR_TIMDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMDCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMDCMP as an array
Arr : RSTAR_TIMDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTAR_TIMDCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTAR_TIMECMP array
type RSTAR_TIMECMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTAR_TIMECMP
type RSTAR_TIMECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMECMP as a value
Val : HAL.UInt3;
when True =>
-- TIMECMP as an array
Arr : RSTAR_TIMECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTAR_TIMECMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- TimerA Reset Register
type RSTAR_Register is record
-- unspecified
Reserved_0_0 : HAL.Bit := 16#0#;
-- Timer A Update reset
UPDT : Boolean := False;
-- Timer A compare 2 reset
CMP : RSTAR_CMP_Field := (As_Array => False, Val => 16#0#);
-- Master timer Period
MSTPER : Boolean := False;
-- Master compare 1
MSTCMP : RSTAR_MSTCMP_Field :=
(As_Array => False, Val => 16#0#);
-- External Event 1
EXTEVNT : RSTAR_EXTEVNT_Field :=
(As_Array => False, Val => 16#0#);
-- Timer B Compare 1
TIMBCMP : RSTAR_TIMBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer C Compare 1
TIMCCMP : RSTAR_TIMCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer D Compare 1
TIMDCMP : RSTAR_TIMDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer E Compare 1
TIMECMP : RSTAR_TIMECMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_31_31 : HAL.Bit := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTAR_Register use record
Reserved_0_0 at 0 range 0 .. 0;
UPDT at 0 range 1 .. 1;
CMP at 0 range 2 .. 3;
MSTPER at 0 range 4 .. 4;
MSTCMP at 0 range 5 .. 8;
EXTEVNT at 0 range 9 .. 18;
TIMBCMP at 0 range 19 .. 21;
TIMCCMP at 0 range 22 .. 24;
TIMDCMP at 0 range 25 .. 27;
TIMECMP at 0 range 28 .. 30;
Reserved_31_31 at 0 range 31 .. 31;
end record;
subtype CHPAR_CHPFRQ_Field is HAL.UInt4;
subtype CHPAR_CHPDTY_Field is HAL.UInt3;
subtype CHPAR_STRTPW_Field is HAL.UInt4;
-- Timerx Chopper Register
type CHPAR_Register is record
-- Timerx carrier frequency value
CHPFRQ : CHPAR_CHPFRQ_Field := 16#0#;
-- Timerx chopper duty cycle value
CHPDTY : CHPAR_CHPDTY_Field := 16#0#;
-- STRTPW
STRTPW : CHPAR_STRTPW_Field := 16#0#;
-- unspecified
Reserved_11_31 : HAL.UInt21 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CHPAR_Register use record
CHPFRQ at 0 range 0 .. 3;
CHPDTY at 0 range 4 .. 6;
STRTPW at 0 range 7 .. 10;
Reserved_11_31 at 0 range 11 .. 31;
end record;
-- CPT1ACR_TBCMP array
type CPT1ACR_TBCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1ACR_TBCMP
type CPT1ACR_TBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TBCMP as a value
Val : HAL.UInt2;
when True =>
-- TBCMP as an array
Arr : CPT1ACR_TBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1ACR_TBCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1ACR_TCCMP array
type CPT1ACR_TCCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1ACR_TCCMP
type CPT1ACR_TCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TCCMP as a value
Val : HAL.UInt2;
when True =>
-- TCCMP as an array
Arr : CPT1ACR_TCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1ACR_TCCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1ACR_TDCMP array
type CPT1ACR_TDCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1ACR_TDCMP
type CPT1ACR_TDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TDCMP as a value
Val : HAL.UInt2;
when True =>
-- TDCMP as an array
Arr : CPT1ACR_TDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1ACR_TDCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1ACR_TECMP array
type CPT1ACR_TECMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1ACR_TECMP
type CPT1ACR_TECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TECMP as a value
Val : HAL.UInt2;
when True =>
-- TECMP as an array
Arr : CPT1ACR_TECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1ACR_TECMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- Timerx Capture 2 Control Register
type CPT1ACR_Register is record
-- Software Capture
SWCPT : Boolean := False;
-- Update Capture
UDPCPT : Boolean := False;
-- External Event 1 Capture
EXEV1CPT : Boolean := False;
-- External Event 2 Capture
EXEV2CPT : Boolean := False;
-- External Event 3 Capture
EXEV3CPT : Boolean := False;
-- External Event 4 Capture
EXEV4CPT : Boolean := False;
-- External Event 5 Capture
EXEV5CPT : Boolean := False;
-- External Event 6 Capture
EXEV6CPT : Boolean := False;
-- External Event 7 Capture
EXEV7CPT : Boolean := False;
-- External Event 8 Capture
EXEV8CPT : Boolean := False;
-- External Event 9 Capture
EXEV9CPT : Boolean := False;
-- External Event 10 Capture
EXEV10CPT : Boolean := False;
-- unspecified
Reserved_12_15 : HAL.UInt4 := 16#0#;
-- Timer B output 1 Set
TB1SET : Boolean := False;
-- Timer B output 1 Reset
TB1RST : Boolean := False;
-- Timer B Compare 1
TBCMP : CPT1ACR_TBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer C output 1 Set
TC1SET : Boolean := False;
-- Timer C output 1 Reset
TC1RST : Boolean := False;
-- Timer C Compare 1
TCCMP : CPT1ACR_TCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer D output 1 Set
TD1SET : Boolean := False;
-- Timer D output 1 Reset
TD1RST : Boolean := False;
-- Timer D Compare 1
TDCMP : CPT1ACR_TDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer E output 1 Set
TE1SET : Boolean := False;
-- Timer E output 1 Reset
TE1RST : Boolean := False;
-- Timer E Compare 1
TECMP : CPT1ACR_TECMP_Field :=
(As_Array => False, Val => 16#0#);
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT1ACR_Register use record
SWCPT at 0 range 0 .. 0;
UDPCPT at 0 range 1 .. 1;
EXEV1CPT at 0 range 2 .. 2;
EXEV2CPT at 0 range 3 .. 3;
EXEV3CPT at 0 range 4 .. 4;
EXEV4CPT at 0 range 5 .. 5;
EXEV5CPT at 0 range 6 .. 6;
EXEV6CPT at 0 range 7 .. 7;
EXEV7CPT at 0 range 8 .. 8;
EXEV8CPT at 0 range 9 .. 9;
EXEV9CPT at 0 range 10 .. 10;
EXEV10CPT at 0 range 11 .. 11;
Reserved_12_15 at 0 range 12 .. 15;
TB1SET at 0 range 16 .. 16;
TB1RST at 0 range 17 .. 17;
TBCMP at 0 range 18 .. 19;
TC1SET at 0 range 20 .. 20;
TC1RST at 0 range 21 .. 21;
TCCMP at 0 range 22 .. 23;
TD1SET at 0 range 24 .. 24;
TD1RST at 0 range 25 .. 25;
TDCMP at 0 range 26 .. 27;
TE1SET at 0 range 28 .. 28;
TE1RST at 0 range 29 .. 29;
TECMP at 0 range 30 .. 31;
end record;
-- CPT2ACR_TBCMP array
type CPT2ACR_TBCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2ACR_TBCMP
type CPT2ACR_TBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TBCMP as a value
Val : HAL.UInt2;
when True =>
-- TBCMP as an array
Arr : CPT2ACR_TBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2ACR_TBCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2ACR_TCCMP array
type CPT2ACR_TCCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2ACR_TCCMP
type CPT2ACR_TCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TCCMP as a value
Val : HAL.UInt2;
when True =>
-- TCCMP as an array
Arr : CPT2ACR_TCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2ACR_TCCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2ACR_TDCMP array
type CPT2ACR_TDCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2ACR_TDCMP
type CPT2ACR_TDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TDCMP as a value
Val : HAL.UInt2;
when True =>
-- TDCMP as an array
Arr : CPT2ACR_TDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2ACR_TDCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2ACR_TECMP array
type CPT2ACR_TECMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2ACR_TECMP
type CPT2ACR_TECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TECMP as a value
Val : HAL.UInt2;
when True =>
-- TECMP as an array
Arr : CPT2ACR_TECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2ACR_TECMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2xCR
type CPT2ACR_Register is record
-- Software Capture
SWCPT : Boolean := False;
-- Update Capture
UDPCPT : Boolean := False;
-- External Event 1 Capture
EXEV1CPT : Boolean := False;
-- External Event 2 Capture
EXEV2CPT : Boolean := False;
-- External Event 3 Capture
EXEV3CPT : Boolean := False;
-- External Event 4 Capture
EXEV4CPT : Boolean := False;
-- External Event 5 Capture
EXEV5CPT : Boolean := False;
-- External Event 6 Capture
EXEV6CPT : Boolean := False;
-- External Event 7 Capture
EXEV7CPT : Boolean := False;
-- External Event 8 Capture
EXEV8CPT : Boolean := False;
-- External Event 9 Capture
EXEV9CPT : Boolean := False;
-- External Event 10 Capture
EXEV10CPT : Boolean := False;
-- unspecified
Reserved_12_15 : HAL.UInt4 := 16#0#;
-- Timer B output 1 Set
TB1SET : Boolean := False;
-- Timer B output 1 Reset
TB1RST : Boolean := False;
-- Timer B Compare 1
TBCMP : CPT2ACR_TBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer C output 1 Set
TC1SET : Boolean := False;
-- Timer C output 1 Reset
TC1RST : Boolean := False;
-- Timer C Compare 1
TCCMP : CPT2ACR_TCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer D output 1 Set
TD1SET : Boolean := False;
-- Timer D output 1 Reset
TD1RST : Boolean := False;
-- Timer D Compare 1
TDCMP : CPT2ACR_TDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer E output 1 Set
TE1SET : Boolean := False;
-- Timer E output 1 Reset
TE1RST : Boolean := False;
-- Timer E Compare 1
TECMP : CPT2ACR_TECMP_Field :=
(As_Array => False, Val => 16#0#);
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT2ACR_Register use record
SWCPT at 0 range 0 .. 0;
UDPCPT at 0 range 1 .. 1;
EXEV1CPT at 0 range 2 .. 2;
EXEV2CPT at 0 range 3 .. 3;
EXEV3CPT at 0 range 4 .. 4;
EXEV4CPT at 0 range 5 .. 5;
EXEV5CPT at 0 range 6 .. 6;
EXEV6CPT at 0 range 7 .. 7;
EXEV7CPT at 0 range 8 .. 8;
EXEV8CPT at 0 range 9 .. 9;
EXEV9CPT at 0 range 10 .. 10;
EXEV10CPT at 0 range 11 .. 11;
Reserved_12_15 at 0 range 12 .. 15;
TB1SET at 0 range 16 .. 16;
TB1RST at 0 range 17 .. 17;
TBCMP at 0 range 18 .. 19;
TC1SET at 0 range 20 .. 20;
TC1RST at 0 range 21 .. 21;
TCCMP at 0 range 22 .. 23;
TD1SET at 0 range 24 .. 24;
TD1RST at 0 range 25 .. 25;
TDCMP at 0 range 26 .. 27;
TE1SET at 0 range 28 .. 28;
TE1RST at 0 range 29 .. 29;
TECMP at 0 range 30 .. 31;
end record;
subtype OUTAR_FAULT1_Field is HAL.UInt2;
subtype OUTAR_DLYPRT_Field is HAL.UInt3;
subtype OUTAR_FAULT2_Field is HAL.UInt2;
-- Timerx Output Register
type OUTAR_Register is record
-- unspecified
Reserved_0_0 : HAL.Bit := 16#0#;
-- Output 1 polarity
POL1 : Boolean := False;
-- Output 1 Idle mode
IDLEM1 : Boolean := False;
-- Output 1 Idle State
IDLES1 : Boolean := False;
-- Output 1 Fault state
FAULT1 : OUTAR_FAULT1_Field := 16#0#;
-- Output 1 Chopper enable
CHP1 : Boolean := False;
-- Output 1 Deadtime upon burst mode Idle entry
DIDL1 : Boolean := False;
-- Deadtime enable
DTEN : Boolean := False;
-- Delayed Protection Enable
DLYPRTEN : Boolean := False;
-- Delayed Protection
DLYPRT : OUTAR_DLYPRT_Field := 16#0#;
-- unspecified
Reserved_13_16 : HAL.UInt4 := 16#0#;
-- Output 2 polarity
POL2 : Boolean := False;
-- Output 2 Idle mode
IDLEM2 : Boolean := False;
-- Output 2 Idle State
IDLES2 : Boolean := False;
-- Output 2 Fault state
FAULT2 : OUTAR_FAULT2_Field := 16#0#;
-- Output 2 Chopper enable
CHP2 : Boolean := False;
-- Output 2 Deadtime upon burst mode Idle entry
DIDL2 : Boolean := False;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for OUTAR_Register use record
Reserved_0_0 at 0 range 0 .. 0;
POL1 at 0 range 1 .. 1;
IDLEM1 at 0 range 2 .. 2;
IDLES1 at 0 range 3 .. 3;
FAULT1 at 0 range 4 .. 5;
CHP1 at 0 range 6 .. 6;
DIDL1 at 0 range 7 .. 7;
DTEN at 0 range 8 .. 8;
DLYPRTEN at 0 range 9 .. 9;
DLYPRT at 0 range 10 .. 12;
Reserved_13_16 at 0 range 13 .. 16;
POL2 at 0 range 17 .. 17;
IDLEM2 at 0 range 18 .. 18;
IDLES2 at 0 range 19 .. 19;
FAULT2 at 0 range 20 .. 21;
CHP2 at 0 range 22 .. 22;
DIDL2 at 0 range 23 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
-- Timerx Fault Register
type FLTAR_Register is record
-- Fault 1 enable
FLT1EN : Boolean := False;
-- Fault 2 enable
FLT2EN : Boolean := False;
-- Fault 3 enable
FLT3EN : Boolean := False;
-- Fault 4 enable
FLT4EN : Boolean := False;
-- Fault 5 enable
FLT5EN : Boolean := False;
-- unspecified
Reserved_5_30 : HAL.UInt26 := 16#0#;
-- Fault sources Lock
FLTLCK : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for FLTAR_Register use record
FLT1EN at 0 range 0 .. 0;
FLT2EN at 0 range 1 .. 1;
FLT3EN at 0 range 2 .. 2;
FLT4EN at 0 range 3 .. 3;
FLT5EN at 0 range 4 .. 4;
Reserved_5_30 at 0 range 5 .. 30;
FLTLCK at 0 range 31 .. 31;
end record;
subtype TIMBCR_CKPSCx_Field is HAL.UInt3;
-- TIMBCR_DELCMP array element
subtype TIMBCR_DELCMP_Element is HAL.UInt2;
-- TIMBCR_DELCMP array
type TIMBCR_DELCMP_Field_Array is array (2 .. 3) of TIMBCR_DELCMP_Element
with Component_Size => 2, Size => 4;
-- Type definition for TIMBCR_DELCMP
type TIMBCR_DELCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- DELCMP as a value
Val : HAL.UInt4;
when True =>
-- DELCMP as an array
Arr : TIMBCR_DELCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for TIMBCR_DELCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
subtype TIMBCR_DACSYNC_Field is HAL.UInt2;
subtype TIMBCR_UPDGAT_Field is HAL.UInt4;
-- Timerx Control Register
type TIMBCR_Register is record
-- HRTIM Timer x Clock prescaler
CKPSCx : TIMBCR_CKPSCx_Field := 16#0#;
-- Continuous mode
CONT : Boolean := False;
-- Re-triggerable mode
RETRIG : Boolean := False;
-- Half mode enable
HALF : Boolean := False;
-- Push-Pull mode enable
PSHPLL : Boolean := False;
-- unspecified
Reserved_7_9 : HAL.UInt3 := 16#0#;
-- Synchronization Resets Timer x
SYNCRSTx : Boolean := False;
-- Synchronization Starts Timer x
SYNCSTRTx : Boolean := False;
-- Delayed CMP2 mode
DELCMP : TIMBCR_DELCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_16_16 : HAL.Bit := 16#0#;
-- Timer x Repetition update
TxREPU : Boolean := False;
-- Timerx reset update
TxRSTU : Boolean := False;
-- unspecified
Reserved_19_19 : HAL.Bit := 16#0#;
-- TBU
TBU : Boolean := False;
-- TCU
TCU : Boolean := False;
-- TDU
TDU : Boolean := False;
-- TEU
TEU : Boolean := False;
-- Master Timer update
MSTU : Boolean := False;
-- AC Synchronization
DACSYNC : TIMBCR_DACSYNC_Field := 16#0#;
-- Preload enable
PREEN : Boolean := False;
-- Update Gating
UPDGAT : TIMBCR_UPDGAT_Field := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMBCR_Register use record
CKPSCx at 0 range 0 .. 2;
CONT at 0 range 3 .. 3;
RETRIG at 0 range 4 .. 4;
HALF at 0 range 5 .. 5;
PSHPLL at 0 range 6 .. 6;
Reserved_7_9 at 0 range 7 .. 9;
SYNCRSTx at 0 range 10 .. 10;
SYNCSTRTx at 0 range 11 .. 11;
DELCMP at 0 range 12 .. 15;
Reserved_16_16 at 0 range 16 .. 16;
TxREPU at 0 range 17 .. 17;
TxRSTU at 0 range 18 .. 18;
Reserved_19_19 at 0 range 19 .. 19;
TBU at 0 range 20 .. 20;
TCU at 0 range 21 .. 21;
TDU at 0 range 22 .. 22;
TEU at 0 range 23 .. 23;
MSTU at 0 range 24 .. 24;
DACSYNC at 0 range 25 .. 26;
PREEN at 0 range 27 .. 27;
UPDGAT at 0 range 28 .. 31;
end record;
-- TIMBISR_CMP array
type TIMBISR_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for TIMBISR_CMP
type TIMBISR_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : TIMBISR_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for TIMBISR_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- TIMBISR_CPT array
type TIMBISR_CPT_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for TIMBISR_CPT
type TIMBISR_CPT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CPT as a value
Val : HAL.UInt2;
when True =>
-- CPT as an array
Arr : TIMBISR_CPT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for TIMBISR_CPT_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- Timerx Interrupt Status Register
type TIMBISR_Register is record
-- Read-only. Compare 1 Interrupt Flag
CMP : TIMBISR_CMP_Field;
-- Read-only. Repetition Interrupt Flag
REP : Boolean;
-- unspecified
Reserved_5_5 : HAL.Bit;
-- Read-only. Update Interrupt Flag
UPD : Boolean;
-- Read-only. Capture1 Interrupt Flag
CPT : TIMBISR_CPT_Field;
-- Read-only. Output 1 Set Interrupt Flag
SETx1 : Boolean;
-- Read-only. Output 1 Reset Interrupt Flag
RSTx1 : Boolean;
-- Read-only. Output 2 Set Interrupt Flag
SETx2 : Boolean;
-- Read-only. Output 2 Reset Interrupt Flag
RSTx2 : Boolean;
-- Read-only. Reset Interrupt Flag
RST : Boolean;
-- Read-only. Delayed Protection Flag
DLYPRT : Boolean;
-- unspecified
Reserved_15_15 : HAL.Bit;
-- Read-only. Current Push Pull Status
CPPSTAT : Boolean;
-- Read-only. Idle Push Pull Status
IPPSTAT : Boolean;
-- Read-only. Output 1 State
O1STAT : Boolean;
-- Read-only. Output 2 State
O2STAT : Boolean;
-- unspecified
Reserved_20_31 : HAL.UInt12;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMBISR_Register use record
CMP at 0 range 0 .. 3;
REP at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPD at 0 range 6 .. 6;
CPT at 0 range 7 .. 8;
SETx1 at 0 range 9 .. 9;
RSTx1 at 0 range 10 .. 10;
SETx2 at 0 range 11 .. 11;
RSTx2 at 0 range 12 .. 12;
RST at 0 range 13 .. 13;
DLYPRT at 0 range 14 .. 14;
Reserved_15_15 at 0 range 15 .. 15;
CPPSTAT at 0 range 16 .. 16;
IPPSTAT at 0 range 17 .. 17;
O1STAT at 0 range 18 .. 18;
O2STAT at 0 range 19 .. 19;
Reserved_20_31 at 0 range 20 .. 31;
end record;
-- Timerx Interrupt Clear Register
type TIMBICR_Register is record
-- Write-only. Compare 1 Interrupt flag Clear
CMP1C : Boolean := False;
-- Write-only. Compare 2 Interrupt flag Clear
CMP2C : Boolean := False;
-- Write-only. Compare 3 Interrupt flag Clear
CMP3C : Boolean := False;
-- Write-only. Compare 4 Interrupt flag Clear
CMP4C : Boolean := False;
-- Write-only. Repetition Interrupt flag Clear
REPC : Boolean := False;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- Write-only. Update Interrupt flag Clear
UPDC : Boolean := False;
-- Write-only. Capture1 Interrupt flag Clear
CPT1C : Boolean := False;
-- Write-only. Capture2 Interrupt flag Clear
CPT2C : Boolean := False;
-- Write-only. Output 1 Set flag Clear
SET1xC : Boolean := False;
-- Write-only. Output 1 Reset flag Clear
RSTx1C : Boolean := False;
-- Write-only. Output 2 Set flag Clear
SET2xC : Boolean := False;
-- Write-only. Output 2 Reset flag Clear
RSTx2C : Boolean := False;
-- Write-only. Reset Interrupt flag Clear
RSTC : Boolean := False;
-- Write-only. Delayed Protection Flag Clear
DLYPRTC : Boolean := False;
-- unspecified
Reserved_15_31 : HAL.UInt17 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMBICR_Register use record
CMP1C at 0 range 0 .. 0;
CMP2C at 0 range 1 .. 1;
CMP3C at 0 range 2 .. 2;
CMP4C at 0 range 3 .. 3;
REPC at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPDC at 0 range 6 .. 6;
CPT1C at 0 range 7 .. 7;
CPT2C at 0 range 8 .. 8;
SET1xC at 0 range 9 .. 9;
RSTx1C at 0 range 10 .. 10;
SET2xC at 0 range 11 .. 11;
RSTx2C at 0 range 12 .. 12;
RSTC at 0 range 13 .. 13;
DLYPRTC at 0 range 14 .. 14;
Reserved_15_31 at 0 range 15 .. 31;
end record;
-- TIMxDIER
type TIMBDIER_Register is record
-- CMP1IE
CMP1IE : Boolean := False;
-- CMP2IE
CMP2IE : Boolean := False;
-- CMP3IE
CMP3IE : Boolean := False;
-- CMP4IE
CMP4IE : Boolean := False;
-- REPIE
REPIE : Boolean := False;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- UPDIE
UPDIE : Boolean := False;
-- CPT1IE
CPT1IE : Boolean := False;
-- CPT2IE
CPT2IE : Boolean := False;
-- SET1xIE
SET1xIE : Boolean := False;
-- RSTx1IE
RSTx1IE : Boolean := False;
-- SETx2IE
SETx2IE : Boolean := False;
-- RSTx2IE
RSTx2IE : Boolean := False;
-- RSTIE
RSTIE : Boolean := False;
-- DLYPRTIE
DLYPRTIE : Boolean := False;
-- unspecified
Reserved_15_15 : HAL.Bit := 16#0#;
-- CMP1DE
CMP1DE : Boolean := False;
-- CMP2DE
CMP2DE : Boolean := False;
-- CMP3DE
CMP3DE : Boolean := False;
-- CMP4DE
CMP4DE : Boolean := False;
-- REPDE
REPDE : Boolean := False;
-- unspecified
Reserved_21_21 : HAL.Bit := 16#0#;
-- UPDDE
UPDDE : Boolean := False;
-- CPT1DE
CPT1DE : Boolean := False;
-- CPT2DE
CPT2DE : Boolean := False;
-- SET1xDE
SET1xDE : Boolean := False;
-- RSTx1DE
RSTx1DE : Boolean := False;
-- SETx2DE
SETx2DE : Boolean := False;
-- RSTx2DE
RSTx2DE : Boolean := False;
-- RSTDE
RSTDE : Boolean := False;
-- DLYPRTDE
DLYPRTDE : Boolean := False;
-- unspecified
Reserved_31_31 : HAL.Bit := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMBDIER_Register use record
CMP1IE at 0 range 0 .. 0;
CMP2IE at 0 range 1 .. 1;
CMP3IE at 0 range 2 .. 2;
CMP4IE at 0 range 3 .. 3;
REPIE at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPDIE at 0 range 6 .. 6;
CPT1IE at 0 range 7 .. 7;
CPT2IE at 0 range 8 .. 8;
SET1xIE at 0 range 9 .. 9;
RSTx1IE at 0 range 10 .. 10;
SETx2IE at 0 range 11 .. 11;
RSTx2IE at 0 range 12 .. 12;
RSTIE at 0 range 13 .. 13;
DLYPRTIE at 0 range 14 .. 14;
Reserved_15_15 at 0 range 15 .. 15;
CMP1DE at 0 range 16 .. 16;
CMP2DE at 0 range 17 .. 17;
CMP3DE at 0 range 18 .. 18;
CMP4DE at 0 range 19 .. 19;
REPDE at 0 range 20 .. 20;
Reserved_21_21 at 0 range 21 .. 21;
UPDDE at 0 range 22 .. 22;
CPT1DE at 0 range 23 .. 23;
CPT2DE at 0 range 24 .. 24;
SET1xDE at 0 range 25 .. 25;
RSTx1DE at 0 range 26 .. 26;
SETx2DE at 0 range 27 .. 27;
RSTx2DE at 0 range 28 .. 28;
RSTDE at 0 range 29 .. 29;
DLYPRTDE at 0 range 30 .. 30;
Reserved_31_31 at 0 range 31 .. 31;
end record;
subtype CNTR_CNTx_Field is HAL.UInt16;
-- Timerx Counter Register
type CNTR_Register is record
-- Timerx Counter value
CNTx : CNTR_CNTx_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CNTR_Register use record
CNTx at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype PERBR_PERx_Field is HAL.UInt16;
-- Timerx Period Register
type PERBR_Register is record
-- Timerx Period value
PERx : PERBR_PERx_Field := 16#FFFF#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for PERBR_Register use record
PERx at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype REPBR_REPx_Field is HAL.UInt8;
-- Timerx Repetition Register
type REPBR_Register is record
-- Timerx Repetition counter value
REPx : REPBR_REPx_Field := 16#0#;
-- unspecified
Reserved_8_31 : HAL.UInt24 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for REPBR_Register use record
REPx at 0 range 0 .. 7;
Reserved_8_31 at 0 range 8 .. 31;
end record;
subtype CMP1BR_CMP1x_Field is HAL.UInt16;
-- Timerx Compare 1 Register
type CMP1BR_Register is record
-- Timerx Compare 1 value
CMP1x : CMP1BR_CMP1x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP1BR_Register use record
CMP1x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP1CBR_CMP1x_Field is HAL.UInt16;
subtype CMP1CBR_REPx_Field is HAL.UInt8;
-- Timerx Compare 1 Compound Register
type CMP1CBR_Register is record
-- Timerx Compare 1 value
CMP1x : CMP1CBR_CMP1x_Field := 16#0#;
-- Timerx Repetition value (aliased from HRTIM_REPx register)
REPx : CMP1CBR_REPx_Field := 16#0#;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP1CBR_Register use record
CMP1x at 0 range 0 .. 15;
REPx at 0 range 16 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
subtype CMP2BR_CMP2x_Field is HAL.UInt16;
-- Timerx Compare 2 Register
type CMP2BR_Register is record
-- Timerx Compare 2 value
CMP2x : CMP2BR_CMP2x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP2BR_Register use record
CMP2x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP3BR_CMP3x_Field is HAL.UInt16;
-- Timerx Compare 3 Register
type CMP3BR_Register is record
-- Timerx Compare 3 value
CMP3x : CMP3BR_CMP3x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP3BR_Register use record
CMP3x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP4BR_CMP4x_Field is HAL.UInt16;
-- Timerx Compare 4 Register
type CMP4BR_Register is record
-- Timerx Compare 4 value
CMP4x : CMP4BR_CMP4x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP4BR_Register use record
CMP4x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CPT1BR_CPT1x_Field is HAL.UInt16;
-- Timerx Capture 1 Register
type CPT1BR_Register is record
-- Read-only. Timerx Capture 1 value
CPT1x : CPT1BR_CPT1x_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT1BR_Register use record
CPT1x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CPT2BR_CPT2x_Field is HAL.UInt16;
-- Timerx Capture 2 Register
type CPT2BR_Register is record
-- Read-only. Timerx Capture 2 value
CPT2x : CPT2BR_CPT2x_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT2BR_Register use record
CPT2x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype DTBR_DTRx_Field is HAL.UInt9;
subtype DTBR_DTPRSC_Field is HAL.UInt3;
subtype DTBR_DTFx_Field is HAL.UInt9;
-- Timerx Deadtime Register
type DTBR_Register is record
-- Deadtime Rising value
DTRx : DTBR_DTRx_Field := 16#0#;
-- Sign Deadtime Rising value
SDTRx : Boolean := False;
-- Deadtime Prescaler
DTPRSC : DTBR_DTPRSC_Field := 16#0#;
-- unspecified
Reserved_13_13 : HAL.Bit := 16#0#;
-- Deadtime Rising Sign Lock
DTRSLKx : Boolean := False;
-- Deadtime Rising Lock
DTRLKx : Boolean := False;
-- Deadtime Falling value
DTFx : DTBR_DTFx_Field := 16#0#;
-- Sign Deadtime Falling value
SDTFx : Boolean := False;
-- unspecified
Reserved_26_29 : HAL.UInt4 := 16#0#;
-- Deadtime Falling Sign Lock
DTFSLKx : Boolean := False;
-- Deadtime Falling Lock
DTFLKx : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for DTBR_Register use record
DTRx at 0 range 0 .. 8;
SDTRx at 0 range 9 .. 9;
DTPRSC at 0 range 10 .. 12;
Reserved_13_13 at 0 range 13 .. 13;
DTRSLKx at 0 range 14 .. 14;
DTRLKx at 0 range 15 .. 15;
DTFx at 0 range 16 .. 24;
SDTFx at 0 range 25 .. 25;
Reserved_26_29 at 0 range 26 .. 29;
DTFSLKx at 0 range 30 .. 30;
DTFLKx at 0 range 31 .. 31;
end record;
-- SETB1R_CMP array
type SETB1R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETB1R_CMP
type SETB1R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : SETB1R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETB1R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETB1R_MSTCMP array
type SETB1R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETB1R_MSTCMP
type SETB1R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : SETB1R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETB1R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETB1R_TIMEVNT array
type SETB1R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for SETB1R_TIMEVNT
type SETB1R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : SETB1R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for SETB1R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- SETB1R_EXTEVNT array
type SETB1R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for SETB1R_EXTEVNT
type SETB1R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : SETB1R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for SETB1R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output1 Set Register
type SETB1R_Register is record
-- Software Set trigger
SST : Boolean := False;
-- Timer A resynchronizaton
RESYNC : Boolean := False;
-- Timer A Period
PER : Boolean := False;
-- Timer A compare 1
CMP : SETB1R_CMP_Field := (As_Array => False, Val => 16#0#);
-- Master Period
MSTPER : Boolean := False;
-- Master Compare 1
MSTCMP : SETB1R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- Timer Event 1
TIMEVNT : SETB1R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- External Event 1
EXTEVNT : SETB1R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- Registers update (transfer preload to active)
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for SETB1R_Register use record
SST at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- RSTB1R_CMP array
type RSTB1R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTB1R_CMP
type RSTB1R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : RSTB1R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTB1R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTB1R_MSTCMP array
type RSTB1R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTB1R_MSTCMP
type RSTB1R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTB1R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTB1R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTB1R_TIMEVNT array
type RSTB1R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for RSTB1R_TIMEVNT
type RSTB1R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : RSTB1R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for RSTB1R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- RSTB1R_EXTEVNT array
type RSTB1R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTB1R_EXTEVNT
type RSTB1R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTB1R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTB1R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output1 Reset Register
type RSTB1R_Register is record
-- SRT
SRT : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : RSTB1R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : RSTB1R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : RSTB1R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : RSTB1R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTB1R_Register use record
SRT at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- SETB2R_CMP array
type SETB2R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETB2R_CMP
type SETB2R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : SETB2R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETB2R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETB2R_MSTCMP array
type SETB2R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETB2R_MSTCMP
type SETB2R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : SETB2R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETB2R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETB2R_TIMEVNT array
type SETB2R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for SETB2R_TIMEVNT
type SETB2R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : SETB2R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for SETB2R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- SETB2R_EXTEVNT array
type SETB2R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for SETB2R_EXTEVNT
type SETB2R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : SETB2R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for SETB2R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output2 Set Register
type SETB2R_Register is record
-- SST
SST : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : SETB2R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : SETB2R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : SETB2R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : SETB2R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for SETB2R_Register use record
SST at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- RSTB2R_CMP array
type RSTB2R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTB2R_CMP
type RSTB2R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : RSTB2R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTB2R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTB2R_MSTCMP array
type RSTB2R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTB2R_MSTCMP
type RSTB2R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTB2R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTB2R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTB2R_TIMEVNT array
type RSTB2R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for RSTB2R_TIMEVNT
type RSTB2R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : RSTB2R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for RSTB2R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- RSTB2R_EXTEVNT array
type RSTB2R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTB2R_EXTEVNT
type RSTB2R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTB2R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTB2R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output2 Reset Register
type RSTB2R_Register is record
-- SRT
SRT : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : RSTB2R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : RSTB2R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : RSTB2R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : RSTB2R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTB2R_Register use record
SRT at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
subtype EEFBR1_EE1FLTR_Field is HAL.UInt4;
subtype EEFBR1_EE2FLTR_Field is HAL.UInt4;
subtype EEFBR1_EE3FLTR_Field is HAL.UInt4;
subtype EEFBR1_EE4FLTR_Field is HAL.UInt4;
subtype EEFBR1_EE5FLTR_Field is HAL.UInt4;
-- Timerx External Event Filtering Register 1
type EEFBR1_Register is record
-- External Event 1 latch
EE1LTCH : Boolean := False;
-- External Event 1 filter
EE1FLTR : EEFBR1_EE1FLTR_Field := 16#0#;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- External Event 2 latch
EE2LTCH : Boolean := False;
-- External Event 2 filter
EE2FLTR : EEFBR1_EE2FLTR_Field := 16#0#;
-- unspecified
Reserved_11_11 : HAL.Bit := 16#0#;
-- External Event 3 latch
EE3LTCH : Boolean := False;
-- External Event 3 filter
EE3FLTR : EEFBR1_EE3FLTR_Field := 16#0#;
-- unspecified
Reserved_17_17 : HAL.Bit := 16#0#;
-- External Event 4 latch
EE4LTCH : Boolean := False;
-- External Event 4 filter
EE4FLTR : EEFBR1_EE4FLTR_Field := 16#0#;
-- unspecified
Reserved_23_23 : HAL.Bit := 16#0#;
-- External Event 5 latch
EE5LTCH : Boolean := False;
-- External Event 5 filter
EE5FLTR : EEFBR1_EE5FLTR_Field := 16#0#;
-- unspecified
Reserved_29_31 : HAL.UInt3 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EEFBR1_Register use record
EE1LTCH at 0 range 0 .. 0;
EE1FLTR at 0 range 1 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
EE2LTCH at 0 range 6 .. 6;
EE2FLTR at 0 range 7 .. 10;
Reserved_11_11 at 0 range 11 .. 11;
EE3LTCH at 0 range 12 .. 12;
EE3FLTR at 0 range 13 .. 16;
Reserved_17_17 at 0 range 17 .. 17;
EE4LTCH at 0 range 18 .. 18;
EE4FLTR at 0 range 19 .. 22;
Reserved_23_23 at 0 range 23 .. 23;
EE5LTCH at 0 range 24 .. 24;
EE5FLTR at 0 range 25 .. 28;
Reserved_29_31 at 0 range 29 .. 31;
end record;
subtype EEFBR2_EE6FLTR_Field is HAL.UInt4;
subtype EEFBR2_EE7FLTR_Field is HAL.UInt4;
subtype EEFBR2_EE8FLTR_Field is HAL.UInt4;
subtype EEFBR2_EE9FLTR_Field is HAL.UInt4;
subtype EEFBR2_EE10FLTR_Field is HAL.UInt4;
-- Timerx External Event Filtering Register 2
type EEFBR2_Register is record
-- External Event 6 latch
EE6LTCH : Boolean := False;
-- External Event 6 filter
EE6FLTR : EEFBR2_EE6FLTR_Field := 16#0#;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- External Event 7 latch
EE7LTCH : Boolean := False;
-- External Event 7 filter
EE7FLTR : EEFBR2_EE7FLTR_Field := 16#0#;
-- unspecified
Reserved_11_11 : HAL.Bit := 16#0#;
-- External Event 8 latch
EE8LTCH : Boolean := False;
-- External Event 8 filter
EE8FLTR : EEFBR2_EE8FLTR_Field := 16#0#;
-- unspecified
Reserved_17_17 : HAL.Bit := 16#0#;
-- External Event 9 latch
EE9LTCH : Boolean := False;
-- External Event 9 filter
EE9FLTR : EEFBR2_EE9FLTR_Field := 16#0#;
-- unspecified
Reserved_23_23 : HAL.Bit := 16#0#;
-- External Event 10 latch
EE10LTCH : Boolean := False;
-- External Event 10 filter
EE10FLTR : EEFBR2_EE10FLTR_Field := 16#0#;
-- unspecified
Reserved_29_31 : HAL.UInt3 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EEFBR2_Register use record
EE6LTCH at 0 range 0 .. 0;
EE6FLTR at 0 range 1 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
EE7LTCH at 0 range 6 .. 6;
EE7FLTR at 0 range 7 .. 10;
Reserved_11_11 at 0 range 11 .. 11;
EE8LTCH at 0 range 12 .. 12;
EE8FLTR at 0 range 13 .. 16;
Reserved_17_17 at 0 range 17 .. 17;
EE9LTCH at 0 range 18 .. 18;
EE9FLTR at 0 range 19 .. 22;
Reserved_23_23 at 0 range 23 .. 23;
EE10LTCH at 0 range 24 .. 24;
EE10FLTR at 0 range 25 .. 28;
Reserved_29_31 at 0 range 29 .. 31;
end record;
-- RSTBR_CMP array
type RSTBR_CMP_Field_Array is array (2 .. 3) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for RSTBR_CMP
type RSTBR_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt2;
when True =>
-- CMP as an array
Arr : RSTBR_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for RSTBR_CMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- RSTBR_MSTCMP array
type RSTBR_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTBR_MSTCMP
type RSTBR_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTBR_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTBR_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTBR_EXTEVNT array
type RSTBR_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTBR_EXTEVNT
type RSTBR_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTBR_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTBR_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- RSTBR_TIMACMP array
type RSTBR_TIMACMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTBR_TIMACMP
type RSTBR_TIMACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMACMP as a value
Val : HAL.UInt3;
when True =>
-- TIMACMP as an array
Arr : RSTBR_TIMACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTBR_TIMACMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTBR_TIMCCMP array
type RSTBR_TIMCCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTBR_TIMCCMP
type RSTBR_TIMCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMCCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMCCMP as an array
Arr : RSTBR_TIMCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTBR_TIMCCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTBR_TIMDCMP array
type RSTBR_TIMDCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTBR_TIMDCMP
type RSTBR_TIMDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMDCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMDCMP as an array
Arr : RSTBR_TIMDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTBR_TIMDCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTBR_TIMECMP array
type RSTBR_TIMECMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTBR_TIMECMP
type RSTBR_TIMECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMECMP as a value
Val : HAL.UInt3;
when True =>
-- TIMECMP as an array
Arr : RSTBR_TIMECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTBR_TIMECMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- TimerA Reset Register
type RSTBR_Register is record
-- unspecified
Reserved_0_0 : HAL.Bit := 16#0#;
-- Timer A Update reset
UPDT : Boolean := False;
-- Timer A compare 2 reset
CMP : RSTBR_CMP_Field := (As_Array => False, Val => 16#0#);
-- Master timer Period
MSTPER : Boolean := False;
-- Master compare 1
MSTCMP : RSTBR_MSTCMP_Field :=
(As_Array => False, Val => 16#0#);
-- External Event 1
EXTEVNT : RSTBR_EXTEVNT_Field :=
(As_Array => False, Val => 16#0#);
-- Timer A Compare 1
TIMACMP : RSTBR_TIMACMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer C Compare 1
TIMCCMP : RSTBR_TIMCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer D Compare 1
TIMDCMP : RSTBR_TIMDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer E Compare 1
TIMECMP : RSTBR_TIMECMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_31_31 : HAL.Bit := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTBR_Register use record
Reserved_0_0 at 0 range 0 .. 0;
UPDT at 0 range 1 .. 1;
CMP at 0 range 2 .. 3;
MSTPER at 0 range 4 .. 4;
MSTCMP at 0 range 5 .. 8;
EXTEVNT at 0 range 9 .. 18;
TIMACMP at 0 range 19 .. 21;
TIMCCMP at 0 range 22 .. 24;
TIMDCMP at 0 range 25 .. 27;
TIMECMP at 0 range 28 .. 30;
Reserved_31_31 at 0 range 31 .. 31;
end record;
subtype CHPBR_CHPFRQ_Field is HAL.UInt4;
subtype CHPBR_CHPDTY_Field is HAL.UInt3;
subtype CHPBR_STRTPW_Field is HAL.UInt4;
-- Timerx Chopper Register
type CHPBR_Register is record
-- Timerx carrier frequency value
CHPFRQ : CHPBR_CHPFRQ_Field := 16#0#;
-- Timerx chopper duty cycle value
CHPDTY : CHPBR_CHPDTY_Field := 16#0#;
-- STRTPW
STRTPW : CHPBR_STRTPW_Field := 16#0#;
-- unspecified
Reserved_11_31 : HAL.UInt21 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CHPBR_Register use record
CHPFRQ at 0 range 0 .. 3;
CHPDTY at 0 range 4 .. 6;
STRTPW at 0 range 7 .. 10;
Reserved_11_31 at 0 range 11 .. 31;
end record;
-- CPT1BCR_TACMP array
type CPT1BCR_TACMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1BCR_TACMP
type CPT1BCR_TACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TACMP as a value
Val : HAL.UInt2;
when True =>
-- TACMP as an array
Arr : CPT1BCR_TACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1BCR_TACMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1BCR_TCCMP array
type CPT1BCR_TCCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1BCR_TCCMP
type CPT1BCR_TCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TCCMP as a value
Val : HAL.UInt2;
when True =>
-- TCCMP as an array
Arr : CPT1BCR_TCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1BCR_TCCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1BCR_TDCMP array
type CPT1BCR_TDCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1BCR_TDCMP
type CPT1BCR_TDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TDCMP as a value
Val : HAL.UInt2;
when True =>
-- TDCMP as an array
Arr : CPT1BCR_TDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1BCR_TDCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1BCR_TECMP array
type CPT1BCR_TECMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1BCR_TECMP
type CPT1BCR_TECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TECMP as a value
Val : HAL.UInt2;
when True =>
-- TECMP as an array
Arr : CPT1BCR_TECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1BCR_TECMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- Timerx Capture 2 Control Register
type CPT1BCR_Register is record
-- Software Capture
SWCPT : Boolean := False;
-- Update Capture
UDPCPT : Boolean := False;
-- External Event 1 Capture
EXEV1CPT : Boolean := False;
-- External Event 2 Capture
EXEV2CPT : Boolean := False;
-- External Event 3 Capture
EXEV3CPT : Boolean := False;
-- External Event 4 Capture
EXEV4CPT : Boolean := False;
-- External Event 5 Capture
EXEV5CPT : Boolean := False;
-- External Event 6 Capture
EXEV6CPT : Boolean := False;
-- External Event 7 Capture
EXEV7CPT : Boolean := False;
-- External Event 8 Capture
EXEV8CPT : Boolean := False;
-- External Event 9 Capture
EXEV9CPT : Boolean := False;
-- External Event 10 Capture
EXEV10CPT : Boolean := False;
-- Timer A output 1 Set
TA1SET : Boolean := False;
-- Timer A output 1 Reset
TA1RST : Boolean := False;
-- Timer A Compare 1
TACMP : CPT1BCR_TACMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_16_19 : HAL.UInt4 := 16#0#;
-- Timer C output 1 Set
TC1SET : Boolean := False;
-- Timer C output 1 Reset
TC1RST : Boolean := False;
-- Timer C Compare 1
TCCMP : CPT1BCR_TCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer D output 1 Set
TD1SET : Boolean := False;
-- Timer D output 1 Reset
TD1RST : Boolean := False;
-- Timer D Compare 1
TDCMP : CPT1BCR_TDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer E output 1 Set
TE1SET : Boolean := False;
-- Timer E output 1 Reset
TE1RST : Boolean := False;
-- Timer E Compare 1
TECMP : CPT1BCR_TECMP_Field :=
(As_Array => False, Val => 16#0#);
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT1BCR_Register use record
SWCPT at 0 range 0 .. 0;
UDPCPT at 0 range 1 .. 1;
EXEV1CPT at 0 range 2 .. 2;
EXEV2CPT at 0 range 3 .. 3;
EXEV3CPT at 0 range 4 .. 4;
EXEV4CPT at 0 range 5 .. 5;
EXEV5CPT at 0 range 6 .. 6;
EXEV6CPT at 0 range 7 .. 7;
EXEV7CPT at 0 range 8 .. 8;
EXEV8CPT at 0 range 9 .. 9;
EXEV9CPT at 0 range 10 .. 10;
EXEV10CPT at 0 range 11 .. 11;
TA1SET at 0 range 12 .. 12;
TA1RST at 0 range 13 .. 13;
TACMP at 0 range 14 .. 15;
Reserved_16_19 at 0 range 16 .. 19;
TC1SET at 0 range 20 .. 20;
TC1RST at 0 range 21 .. 21;
TCCMP at 0 range 22 .. 23;
TD1SET at 0 range 24 .. 24;
TD1RST at 0 range 25 .. 25;
TDCMP at 0 range 26 .. 27;
TE1SET at 0 range 28 .. 28;
TE1RST at 0 range 29 .. 29;
TECMP at 0 range 30 .. 31;
end record;
-- CPT2BCR_TACMP array
type CPT2BCR_TACMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2BCR_TACMP
type CPT2BCR_TACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TACMP as a value
Val : HAL.UInt2;
when True =>
-- TACMP as an array
Arr : CPT2BCR_TACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2BCR_TACMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2BCR_TCCMP array
type CPT2BCR_TCCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2BCR_TCCMP
type CPT2BCR_TCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TCCMP as a value
Val : HAL.UInt2;
when True =>
-- TCCMP as an array
Arr : CPT2BCR_TCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2BCR_TCCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2BCR_TDCMP array
type CPT2BCR_TDCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2BCR_TDCMP
type CPT2BCR_TDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TDCMP as a value
Val : HAL.UInt2;
when True =>
-- TDCMP as an array
Arr : CPT2BCR_TDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2BCR_TDCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2BCR_TECMP array
type CPT2BCR_TECMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2BCR_TECMP
type CPT2BCR_TECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TECMP as a value
Val : HAL.UInt2;
when True =>
-- TECMP as an array
Arr : CPT2BCR_TECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2BCR_TECMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2xCR
type CPT2BCR_Register is record
-- Software Capture
SWCPT : Boolean := False;
-- Update Capture
UDPCPT : Boolean := False;
-- External Event 1 Capture
EXEV1CPT : Boolean := False;
-- External Event 2 Capture
EXEV2CPT : Boolean := False;
-- External Event 3 Capture
EXEV3CPT : Boolean := False;
-- External Event 4 Capture
EXEV4CPT : Boolean := False;
-- External Event 5 Capture
EXEV5CPT : Boolean := False;
-- External Event 6 Capture
EXEV6CPT : Boolean := False;
-- External Event 7 Capture
EXEV7CPT : Boolean := False;
-- External Event 8 Capture
EXEV8CPT : Boolean := False;
-- External Event 9 Capture
EXEV9CPT : Boolean := False;
-- External Event 10 Capture
EXEV10CPT : Boolean := False;
-- Timer A output 1 Set
TA1SET : Boolean := False;
-- Timer A output 1 Reset
TA1RST : Boolean := False;
-- Timer A Compare 1
TACMP : CPT2BCR_TACMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_16_19 : HAL.UInt4 := 16#0#;
-- Timer C output 1 Set
TC1SET : Boolean := False;
-- Timer C output 1 Reset
TC1RST : Boolean := False;
-- Timer C Compare 1
TCCMP : CPT2BCR_TCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer D output 1 Set
TD1SET : Boolean := False;
-- Timer D output 1 Reset
TD1RST : Boolean := False;
-- Timer D Compare 1
TDCMP : CPT2BCR_TDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer E output 1 Set
TE1SET : Boolean := False;
-- Timer E output 1 Reset
TE1RST : Boolean := False;
-- Timer E Compare 1
TECMP : CPT2BCR_TECMP_Field :=
(As_Array => False, Val => 16#0#);
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT2BCR_Register use record
SWCPT at 0 range 0 .. 0;
UDPCPT at 0 range 1 .. 1;
EXEV1CPT at 0 range 2 .. 2;
EXEV2CPT at 0 range 3 .. 3;
EXEV3CPT at 0 range 4 .. 4;
EXEV4CPT at 0 range 5 .. 5;
EXEV5CPT at 0 range 6 .. 6;
EXEV6CPT at 0 range 7 .. 7;
EXEV7CPT at 0 range 8 .. 8;
EXEV8CPT at 0 range 9 .. 9;
EXEV9CPT at 0 range 10 .. 10;
EXEV10CPT at 0 range 11 .. 11;
TA1SET at 0 range 12 .. 12;
TA1RST at 0 range 13 .. 13;
TACMP at 0 range 14 .. 15;
Reserved_16_19 at 0 range 16 .. 19;
TC1SET at 0 range 20 .. 20;
TC1RST at 0 range 21 .. 21;
TCCMP at 0 range 22 .. 23;
TD1SET at 0 range 24 .. 24;
TD1RST at 0 range 25 .. 25;
TDCMP at 0 range 26 .. 27;
TE1SET at 0 range 28 .. 28;
TE1RST at 0 range 29 .. 29;
TECMP at 0 range 30 .. 31;
end record;
subtype OUTBR_FAULT1_Field is HAL.UInt2;
subtype OUTBR_DLYPRT_Field is HAL.UInt3;
subtype OUTBR_FAULT2_Field is HAL.UInt2;
-- Timerx Output Register
type OUTBR_Register is record
-- unspecified
Reserved_0_0 : HAL.Bit := 16#0#;
-- Output 1 polarity
POL1 : Boolean := False;
-- Output 1 Idle mode
IDLEM1 : Boolean := False;
-- Output 1 Idle State
IDLES1 : Boolean := False;
-- Output 1 Fault state
FAULT1 : OUTBR_FAULT1_Field := 16#0#;
-- Output 1 Chopper enable
CHP1 : Boolean := False;
-- Output 1 Deadtime upon burst mode Idle entry
DIDL1 : Boolean := False;
-- Deadtime enable
DTEN : Boolean := False;
-- Delayed Protection Enable
DLYPRTEN : Boolean := False;
-- Delayed Protection
DLYPRT : OUTBR_DLYPRT_Field := 16#0#;
-- unspecified
Reserved_13_16 : HAL.UInt4 := 16#0#;
-- Output 2 polarity
POL2 : Boolean := False;
-- Output 2 Idle mode
IDLEM2 : Boolean := False;
-- Output 2 Idle State
IDLES2 : Boolean := False;
-- Output 2 Fault state
FAULT2 : OUTBR_FAULT2_Field := 16#0#;
-- Output 2 Chopper enable
CHP2 : Boolean := False;
-- Output 2 Deadtime upon burst mode Idle entry
DIDL2 : Boolean := False;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for OUTBR_Register use record
Reserved_0_0 at 0 range 0 .. 0;
POL1 at 0 range 1 .. 1;
IDLEM1 at 0 range 2 .. 2;
IDLES1 at 0 range 3 .. 3;
FAULT1 at 0 range 4 .. 5;
CHP1 at 0 range 6 .. 6;
DIDL1 at 0 range 7 .. 7;
DTEN at 0 range 8 .. 8;
DLYPRTEN at 0 range 9 .. 9;
DLYPRT at 0 range 10 .. 12;
Reserved_13_16 at 0 range 13 .. 16;
POL2 at 0 range 17 .. 17;
IDLEM2 at 0 range 18 .. 18;
IDLES2 at 0 range 19 .. 19;
FAULT2 at 0 range 20 .. 21;
CHP2 at 0 range 22 .. 22;
DIDL2 at 0 range 23 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
-- Timerx Fault Register
type FLTBR_Register is record
-- Fault 1 enable
FLT1EN : Boolean := False;
-- Fault 2 enable
FLT2EN : Boolean := False;
-- Fault 3 enable
FLT3EN : Boolean := False;
-- Fault 4 enable
FLT4EN : Boolean := False;
-- Fault 5 enable
FLT5EN : Boolean := False;
-- unspecified
Reserved_5_30 : HAL.UInt26 := 16#0#;
-- Fault sources Lock
FLTLCK : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for FLTBR_Register use record
FLT1EN at 0 range 0 .. 0;
FLT2EN at 0 range 1 .. 1;
FLT3EN at 0 range 2 .. 2;
FLT4EN at 0 range 3 .. 3;
FLT5EN at 0 range 4 .. 4;
Reserved_5_30 at 0 range 5 .. 30;
FLTLCK at 0 range 31 .. 31;
end record;
subtype TIMCCR_CKPSCx_Field is HAL.UInt3;
-- TIMCCR_DELCMP array element
subtype TIMCCR_DELCMP_Element is HAL.UInt2;
-- TIMCCR_DELCMP array
type TIMCCR_DELCMP_Field_Array is array (2 .. 3) of TIMCCR_DELCMP_Element
with Component_Size => 2, Size => 4;
-- Type definition for TIMCCR_DELCMP
type TIMCCR_DELCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- DELCMP as a value
Val : HAL.UInt4;
when True =>
-- DELCMP as an array
Arr : TIMCCR_DELCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for TIMCCR_DELCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
subtype TIMCCR_DACSYNC_Field is HAL.UInt2;
subtype TIMCCR_UPDGAT_Field is HAL.UInt4;
-- Timerx Control Register
type TIMCCR_Register is record
-- HRTIM Timer x Clock prescaler
CKPSCx : TIMCCR_CKPSCx_Field := 16#0#;
-- Continuous mode
CONT : Boolean := False;
-- Re-triggerable mode
RETRIG : Boolean := False;
-- Half mode enable
HALF : Boolean := False;
-- Push-Pull mode enable
PSHPLL : Boolean := False;
-- unspecified
Reserved_7_9 : HAL.UInt3 := 16#0#;
-- Synchronization Resets Timer x
SYNCRSTx : Boolean := False;
-- Synchronization Starts Timer x
SYNCSTRTx : Boolean := False;
-- Delayed CMP2 mode
DELCMP : TIMCCR_DELCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_16_16 : HAL.Bit := 16#0#;
-- Timer x Repetition update
TxREPU : Boolean := False;
-- Timerx reset update
TxRSTU : Boolean := False;
-- unspecified
Reserved_19_19 : HAL.Bit := 16#0#;
-- TBU
TBU : Boolean := False;
-- TCU
TCU : Boolean := False;
-- TDU
TDU : Boolean := False;
-- TEU
TEU : Boolean := False;
-- Master Timer update
MSTU : Boolean := False;
-- AC Synchronization
DACSYNC : TIMCCR_DACSYNC_Field := 16#0#;
-- Preload enable
PREEN : Boolean := False;
-- Update Gating
UPDGAT : TIMCCR_UPDGAT_Field := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMCCR_Register use record
CKPSCx at 0 range 0 .. 2;
CONT at 0 range 3 .. 3;
RETRIG at 0 range 4 .. 4;
HALF at 0 range 5 .. 5;
PSHPLL at 0 range 6 .. 6;
Reserved_7_9 at 0 range 7 .. 9;
SYNCRSTx at 0 range 10 .. 10;
SYNCSTRTx at 0 range 11 .. 11;
DELCMP at 0 range 12 .. 15;
Reserved_16_16 at 0 range 16 .. 16;
TxREPU at 0 range 17 .. 17;
TxRSTU at 0 range 18 .. 18;
Reserved_19_19 at 0 range 19 .. 19;
TBU at 0 range 20 .. 20;
TCU at 0 range 21 .. 21;
TDU at 0 range 22 .. 22;
TEU at 0 range 23 .. 23;
MSTU at 0 range 24 .. 24;
DACSYNC at 0 range 25 .. 26;
PREEN at 0 range 27 .. 27;
UPDGAT at 0 range 28 .. 31;
end record;
-- TIMCISR_CMP array
type TIMCISR_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for TIMCISR_CMP
type TIMCISR_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : TIMCISR_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for TIMCISR_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- TIMCISR_CPT array
type TIMCISR_CPT_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for TIMCISR_CPT
type TIMCISR_CPT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CPT as a value
Val : HAL.UInt2;
when True =>
-- CPT as an array
Arr : TIMCISR_CPT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for TIMCISR_CPT_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- Timerx Interrupt Status Register
type TIMCISR_Register is record
-- Read-only. Compare 1 Interrupt Flag
CMP : TIMCISR_CMP_Field;
-- Read-only. Repetition Interrupt Flag
REP : Boolean;
-- unspecified
Reserved_5_5 : HAL.Bit;
-- Read-only. Update Interrupt Flag
UPD : Boolean;
-- Read-only. Capture1 Interrupt Flag
CPT : TIMCISR_CPT_Field;
-- Read-only. Output 1 Set Interrupt Flag
SETx1 : Boolean;
-- Read-only. Output 1 Reset Interrupt Flag
RSTx1 : Boolean;
-- Read-only. Output 2 Set Interrupt Flag
SETx2 : Boolean;
-- Read-only. Output 2 Reset Interrupt Flag
RSTx2 : Boolean;
-- Read-only. Reset Interrupt Flag
RST : Boolean;
-- Read-only. Delayed Protection Flag
DLYPRT : Boolean;
-- unspecified
Reserved_15_15 : HAL.Bit;
-- Read-only. Current Push Pull Status
CPPSTAT : Boolean;
-- Read-only. Idle Push Pull Status
IPPSTAT : Boolean;
-- Read-only. Output 1 State
O1STAT : Boolean;
-- Read-only. Output 2 State
O2STAT : Boolean;
-- unspecified
Reserved_20_31 : HAL.UInt12;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMCISR_Register use record
CMP at 0 range 0 .. 3;
REP at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPD at 0 range 6 .. 6;
CPT at 0 range 7 .. 8;
SETx1 at 0 range 9 .. 9;
RSTx1 at 0 range 10 .. 10;
SETx2 at 0 range 11 .. 11;
RSTx2 at 0 range 12 .. 12;
RST at 0 range 13 .. 13;
DLYPRT at 0 range 14 .. 14;
Reserved_15_15 at 0 range 15 .. 15;
CPPSTAT at 0 range 16 .. 16;
IPPSTAT at 0 range 17 .. 17;
O1STAT at 0 range 18 .. 18;
O2STAT at 0 range 19 .. 19;
Reserved_20_31 at 0 range 20 .. 31;
end record;
-- Timerx Interrupt Clear Register
type TIMCICR_Register is record
-- Write-only. Compare 1 Interrupt flag Clear
CMP1C : Boolean := False;
-- Write-only. Compare 2 Interrupt flag Clear
CMP2C : Boolean := False;
-- Write-only. Compare 3 Interrupt flag Clear
CMP3C : Boolean := False;
-- Write-only. Compare 4 Interrupt flag Clear
CMP4C : Boolean := False;
-- Write-only. Repetition Interrupt flag Clear
REPC : Boolean := False;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- Write-only. Update Interrupt flag Clear
UPDC : Boolean := False;
-- Write-only. Capture1 Interrupt flag Clear
CPT1C : Boolean := False;
-- Write-only. Capture2 Interrupt flag Clear
CPT2C : Boolean := False;
-- Write-only. Output 1 Set flag Clear
SET1xC : Boolean := False;
-- Write-only. Output 1 Reset flag Clear
RSTx1C : Boolean := False;
-- Write-only. Output 2 Set flag Clear
SET2xC : Boolean := False;
-- Write-only. Output 2 Reset flag Clear
RSTx2C : Boolean := False;
-- Write-only. Reset Interrupt flag Clear
RSTC : Boolean := False;
-- Write-only. Delayed Protection Flag Clear
DLYPRTC : Boolean := False;
-- unspecified
Reserved_15_31 : HAL.UInt17 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMCICR_Register use record
CMP1C at 0 range 0 .. 0;
CMP2C at 0 range 1 .. 1;
CMP3C at 0 range 2 .. 2;
CMP4C at 0 range 3 .. 3;
REPC at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPDC at 0 range 6 .. 6;
CPT1C at 0 range 7 .. 7;
CPT2C at 0 range 8 .. 8;
SET1xC at 0 range 9 .. 9;
RSTx1C at 0 range 10 .. 10;
SET2xC at 0 range 11 .. 11;
RSTx2C at 0 range 12 .. 12;
RSTC at 0 range 13 .. 13;
DLYPRTC at 0 range 14 .. 14;
Reserved_15_31 at 0 range 15 .. 31;
end record;
-- TIMxDIER
type TIMCDIER_Register is record
-- CMP1IE
CMP1IE : Boolean := False;
-- CMP2IE
CMP2IE : Boolean := False;
-- CMP3IE
CMP3IE : Boolean := False;
-- CMP4IE
CMP4IE : Boolean := False;
-- REPIE
REPIE : Boolean := False;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- UPDIE
UPDIE : Boolean := False;
-- CPT1IE
CPT1IE : Boolean := False;
-- CPT2IE
CPT2IE : Boolean := False;
-- SET1xIE
SET1xIE : Boolean := False;
-- RSTx1IE
RSTx1IE : Boolean := False;
-- SETx2IE
SETx2IE : Boolean := False;
-- RSTx2IE
RSTx2IE : Boolean := False;
-- RSTIE
RSTIE : Boolean := False;
-- DLYPRTIE
DLYPRTIE : Boolean := False;
-- unspecified
Reserved_15_15 : HAL.Bit := 16#0#;
-- CMP1DE
CMP1DE : Boolean := False;
-- CMP2DE
CMP2DE : Boolean := False;
-- CMP3DE
CMP3DE : Boolean := False;
-- CMP4DE
CMP4DE : Boolean := False;
-- REPDE
REPDE : Boolean := False;
-- unspecified
Reserved_21_21 : HAL.Bit := 16#0#;
-- UPDDE
UPDDE : Boolean := False;
-- CPT1DE
CPT1DE : Boolean := False;
-- CPT2DE
CPT2DE : Boolean := False;
-- SET1xDE
SET1xDE : Boolean := False;
-- RSTx1DE
RSTx1DE : Boolean := False;
-- SETx2DE
SETx2DE : Boolean := False;
-- RSTx2DE
RSTx2DE : Boolean := False;
-- RSTDE
RSTDE : Boolean := False;
-- DLYPRTDE
DLYPRTDE : Boolean := False;
-- unspecified
Reserved_31_31 : HAL.Bit := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMCDIER_Register use record
CMP1IE at 0 range 0 .. 0;
CMP2IE at 0 range 1 .. 1;
CMP3IE at 0 range 2 .. 2;
CMP4IE at 0 range 3 .. 3;
REPIE at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPDIE at 0 range 6 .. 6;
CPT1IE at 0 range 7 .. 7;
CPT2IE at 0 range 8 .. 8;
SET1xIE at 0 range 9 .. 9;
RSTx1IE at 0 range 10 .. 10;
SETx2IE at 0 range 11 .. 11;
RSTx2IE at 0 range 12 .. 12;
RSTIE at 0 range 13 .. 13;
DLYPRTIE at 0 range 14 .. 14;
Reserved_15_15 at 0 range 15 .. 15;
CMP1DE at 0 range 16 .. 16;
CMP2DE at 0 range 17 .. 17;
CMP3DE at 0 range 18 .. 18;
CMP4DE at 0 range 19 .. 19;
REPDE at 0 range 20 .. 20;
Reserved_21_21 at 0 range 21 .. 21;
UPDDE at 0 range 22 .. 22;
CPT1DE at 0 range 23 .. 23;
CPT2DE at 0 range 24 .. 24;
SET1xDE at 0 range 25 .. 25;
RSTx1DE at 0 range 26 .. 26;
SETx2DE at 0 range 27 .. 27;
RSTx2DE at 0 range 28 .. 28;
RSTDE at 0 range 29 .. 29;
DLYPRTDE at 0 range 30 .. 30;
Reserved_31_31 at 0 range 31 .. 31;
end record;
subtype CNTCR_CNTx_Field is HAL.UInt16;
-- Timerx Counter Register
type CNTCR_Register is record
-- Timerx Counter value
CNTx : CNTCR_CNTx_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CNTCR_Register use record
CNTx at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype PERCR_PERx_Field is HAL.UInt16;
-- Timerx Period Register
type PERCR_Register is record
-- Timerx Period value
PERx : PERCR_PERx_Field := 16#FFFF#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for PERCR_Register use record
PERx at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype REPCR_REPx_Field is HAL.UInt8;
-- Timerx Repetition Register
type REPCR_Register is record
-- Timerx Repetition counter value
REPx : REPCR_REPx_Field := 16#0#;
-- unspecified
Reserved_8_31 : HAL.UInt24 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for REPCR_Register use record
REPx at 0 range 0 .. 7;
Reserved_8_31 at 0 range 8 .. 31;
end record;
subtype CMP1CR_CMP1x_Field is HAL.UInt16;
-- Timerx Compare 1 Register
type CMP1CR_Register is record
-- Timerx Compare 1 value
CMP1x : CMP1CR_CMP1x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP1CR_Register use record
CMP1x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP1CCR_CMP1x_Field is HAL.UInt16;
subtype CMP1CCR_REPx_Field is HAL.UInt8;
-- Timerx Compare 1 Compound Register
type CMP1CCR_Register is record
-- Timerx Compare 1 value
CMP1x : CMP1CCR_CMP1x_Field := 16#0#;
-- Timerx Repetition value (aliased from HRTIM_REPx register)
REPx : CMP1CCR_REPx_Field := 16#0#;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP1CCR_Register use record
CMP1x at 0 range 0 .. 15;
REPx at 0 range 16 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
subtype CMP2CR_CMP2x_Field is HAL.UInt16;
-- Timerx Compare 2 Register
type CMP2CR_Register is record
-- Timerx Compare 2 value
CMP2x : CMP2CR_CMP2x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP2CR_Register use record
CMP2x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP3CR_CMP3x_Field is HAL.UInt16;
-- Timerx Compare 3 Register
type CMP3CR_Register is record
-- Timerx Compare 3 value
CMP3x : CMP3CR_CMP3x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP3CR_Register use record
CMP3x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP4CR_CMP4x_Field is HAL.UInt16;
-- Timerx Compare 4 Register
type CMP4CR_Register is record
-- Timerx Compare 4 value
CMP4x : CMP4CR_CMP4x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP4CR_Register use record
CMP4x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CPT1CR_CPT1x_Field is HAL.UInt16;
-- Timerx Capture 1 Register
type CPT1CR_Register is record
-- Read-only. Timerx Capture 1 value
CPT1x : CPT1CR_CPT1x_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT1CR_Register use record
CPT1x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CPT2CR_CPT2x_Field is HAL.UInt16;
-- Timerx Capture 2 Register
type CPT2CR_Register is record
-- Read-only. Timerx Capture 2 value
CPT2x : CPT2CR_CPT2x_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT2CR_Register use record
CPT2x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype DTCR_DTRx_Field is HAL.UInt9;
subtype DTCR_DTPRSC_Field is HAL.UInt3;
subtype DTCR_DTFx_Field is HAL.UInt9;
-- Timerx Deadtime Register
type DTCR_Register is record
-- Deadtime Rising value
DTRx : DTCR_DTRx_Field := 16#0#;
-- Sign Deadtime Rising value
SDTRx : Boolean := False;
-- Deadtime Prescaler
DTPRSC : DTCR_DTPRSC_Field := 16#0#;
-- unspecified
Reserved_13_13 : HAL.Bit := 16#0#;
-- Deadtime Rising Sign Lock
DTRSLKx : Boolean := False;
-- Deadtime Rising Lock
DTRLKx : Boolean := False;
-- Deadtime Falling value
DTFx : DTCR_DTFx_Field := 16#0#;
-- Sign Deadtime Falling value
SDTFx : Boolean := False;
-- unspecified
Reserved_26_29 : HAL.UInt4 := 16#0#;
-- Deadtime Falling Sign Lock
DTFSLKx : Boolean := False;
-- Deadtime Falling Lock
DTFLKx : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for DTCR_Register use record
DTRx at 0 range 0 .. 8;
SDTRx at 0 range 9 .. 9;
DTPRSC at 0 range 10 .. 12;
Reserved_13_13 at 0 range 13 .. 13;
DTRSLKx at 0 range 14 .. 14;
DTRLKx at 0 range 15 .. 15;
DTFx at 0 range 16 .. 24;
SDTFx at 0 range 25 .. 25;
Reserved_26_29 at 0 range 26 .. 29;
DTFSLKx at 0 range 30 .. 30;
DTFLKx at 0 range 31 .. 31;
end record;
-- SETC1R_CMP array
type SETC1R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETC1R_CMP
type SETC1R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : SETC1R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETC1R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETC1R_MSTCMP array
type SETC1R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETC1R_MSTCMP
type SETC1R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : SETC1R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETC1R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETC1R_TIMEVNT array
type SETC1R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for SETC1R_TIMEVNT
type SETC1R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : SETC1R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for SETC1R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- SETC1R_EXTEVNT array
type SETC1R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for SETC1R_EXTEVNT
type SETC1R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : SETC1R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for SETC1R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output1 Set Register
type SETC1R_Register is record
-- Software Set trigger
SST : Boolean := False;
-- Timer A resynchronizaton
RESYNC : Boolean := False;
-- Timer A Period
PER : Boolean := False;
-- Timer A compare 1
CMP : SETC1R_CMP_Field := (As_Array => False, Val => 16#0#);
-- Master Period
MSTPER : Boolean := False;
-- Master Compare 1
MSTCMP : SETC1R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- Timer Event 1
TIMEVNT : SETC1R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- External Event 1
EXTEVNT : SETC1R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- Registers update (transfer preload to active)
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for SETC1R_Register use record
SST at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- RSTC1R_CMP array
type RSTC1R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTC1R_CMP
type RSTC1R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : RSTC1R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTC1R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTC1R_MSTCMP array
type RSTC1R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTC1R_MSTCMP
type RSTC1R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTC1R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTC1R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTC1R_TIMEVNT array
type RSTC1R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for RSTC1R_TIMEVNT
type RSTC1R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : RSTC1R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for RSTC1R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- RSTC1R_EXTEVNT array
type RSTC1R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTC1R_EXTEVNT
type RSTC1R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTC1R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTC1R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output1 Reset Register
type RSTC1R_Register is record
-- SRT
SRT : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : RSTC1R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : RSTC1R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : RSTC1R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : RSTC1R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTC1R_Register use record
SRT at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- SETC2R_CMP array
type SETC2R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETC2R_CMP
type SETC2R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : SETC2R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETC2R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETC2R_MSTCMP array
type SETC2R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETC2R_MSTCMP
type SETC2R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : SETC2R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETC2R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETC2R_TIMEVNT array
type SETC2R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for SETC2R_TIMEVNT
type SETC2R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : SETC2R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for SETC2R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- SETC2R_EXTEVNT array
type SETC2R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for SETC2R_EXTEVNT
type SETC2R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : SETC2R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for SETC2R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output2 Set Register
type SETC2R_Register is record
-- SST
SST : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : SETC2R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : SETC2R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : SETC2R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : SETC2R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for SETC2R_Register use record
SST at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- RSTC2R_CMP array
type RSTC2R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTC2R_CMP
type RSTC2R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : RSTC2R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTC2R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTC2R_MSTCMP array
type RSTC2R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTC2R_MSTCMP
type RSTC2R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTC2R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTC2R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTC2R_TIMEVNT array
type RSTC2R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for RSTC2R_TIMEVNT
type RSTC2R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : RSTC2R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for RSTC2R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- RSTC2R_EXTEVNT array
type RSTC2R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTC2R_EXTEVNT
type RSTC2R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTC2R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTC2R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output2 Reset Register
type RSTC2R_Register is record
-- SRT
SRT : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : RSTC2R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : RSTC2R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : RSTC2R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : RSTC2R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTC2R_Register use record
SRT at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
subtype EEFCR1_EE1FLTR_Field is HAL.UInt4;
subtype EEFCR1_EE2FLTR_Field is HAL.UInt4;
subtype EEFCR1_EE3FLTR_Field is HAL.UInt4;
subtype EEFCR1_EE4FLTR_Field is HAL.UInt4;
subtype EEFCR1_EE5FLTR_Field is HAL.UInt4;
-- Timerx External Event Filtering Register 1
type EEFCR1_Register is record
-- External Event 1 latch
EE1LTCH : Boolean := False;
-- External Event 1 filter
EE1FLTR : EEFCR1_EE1FLTR_Field := 16#0#;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- External Event 2 latch
EE2LTCH : Boolean := False;
-- External Event 2 filter
EE2FLTR : EEFCR1_EE2FLTR_Field := 16#0#;
-- unspecified
Reserved_11_11 : HAL.Bit := 16#0#;
-- External Event 3 latch
EE3LTCH : Boolean := False;
-- External Event 3 filter
EE3FLTR : EEFCR1_EE3FLTR_Field := 16#0#;
-- unspecified
Reserved_17_17 : HAL.Bit := 16#0#;
-- External Event 4 latch
EE4LTCH : Boolean := False;
-- External Event 4 filter
EE4FLTR : EEFCR1_EE4FLTR_Field := 16#0#;
-- unspecified
Reserved_23_23 : HAL.Bit := 16#0#;
-- External Event 5 latch
EE5LTCH : Boolean := False;
-- External Event 5 filter
EE5FLTR : EEFCR1_EE5FLTR_Field := 16#0#;
-- unspecified
Reserved_29_31 : HAL.UInt3 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EEFCR1_Register use record
EE1LTCH at 0 range 0 .. 0;
EE1FLTR at 0 range 1 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
EE2LTCH at 0 range 6 .. 6;
EE2FLTR at 0 range 7 .. 10;
Reserved_11_11 at 0 range 11 .. 11;
EE3LTCH at 0 range 12 .. 12;
EE3FLTR at 0 range 13 .. 16;
Reserved_17_17 at 0 range 17 .. 17;
EE4LTCH at 0 range 18 .. 18;
EE4FLTR at 0 range 19 .. 22;
Reserved_23_23 at 0 range 23 .. 23;
EE5LTCH at 0 range 24 .. 24;
EE5FLTR at 0 range 25 .. 28;
Reserved_29_31 at 0 range 29 .. 31;
end record;
subtype EEFCR2_EE6FLTR_Field is HAL.UInt4;
subtype EEFCR2_EE7FLTR_Field is HAL.UInt4;
subtype EEFCR2_EE8FLTR_Field is HAL.UInt4;
subtype EEFCR2_EE9FLTR_Field is HAL.UInt4;
subtype EEFCR2_EE10FLTR_Field is HAL.UInt4;
-- Timerx External Event Filtering Register 2
type EEFCR2_Register is record
-- External Event 6 latch
EE6LTCH : Boolean := False;
-- External Event 6 filter
EE6FLTR : EEFCR2_EE6FLTR_Field := 16#0#;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- External Event 7 latch
EE7LTCH : Boolean := False;
-- External Event 7 filter
EE7FLTR : EEFCR2_EE7FLTR_Field := 16#0#;
-- unspecified
Reserved_11_11 : HAL.Bit := 16#0#;
-- External Event 8 latch
EE8LTCH : Boolean := False;
-- External Event 8 filter
EE8FLTR : EEFCR2_EE8FLTR_Field := 16#0#;
-- unspecified
Reserved_17_17 : HAL.Bit := 16#0#;
-- External Event 9 latch
EE9LTCH : Boolean := False;
-- External Event 9 filter
EE9FLTR : EEFCR2_EE9FLTR_Field := 16#0#;
-- unspecified
Reserved_23_23 : HAL.Bit := 16#0#;
-- External Event 10 latch
EE10LTCH : Boolean := False;
-- External Event 10 filter
EE10FLTR : EEFCR2_EE10FLTR_Field := 16#0#;
-- unspecified
Reserved_29_31 : HAL.UInt3 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EEFCR2_Register use record
EE6LTCH at 0 range 0 .. 0;
EE6FLTR at 0 range 1 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
EE7LTCH at 0 range 6 .. 6;
EE7FLTR at 0 range 7 .. 10;
Reserved_11_11 at 0 range 11 .. 11;
EE8LTCH at 0 range 12 .. 12;
EE8FLTR at 0 range 13 .. 16;
Reserved_17_17 at 0 range 17 .. 17;
EE9LTCH at 0 range 18 .. 18;
EE9FLTR at 0 range 19 .. 22;
Reserved_23_23 at 0 range 23 .. 23;
EE10LTCH at 0 range 24 .. 24;
EE10FLTR at 0 range 25 .. 28;
Reserved_29_31 at 0 range 29 .. 31;
end record;
-- RSTCR_CMP array
type RSTCR_CMP_Field_Array is array (2 .. 3) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for RSTCR_CMP
type RSTCR_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt2;
when True =>
-- CMP as an array
Arr : RSTCR_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for RSTCR_CMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- RSTCR_MSTCMP array
type RSTCR_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTCR_MSTCMP
type RSTCR_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTCR_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTCR_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTCR_EXTEVNT array
type RSTCR_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTCR_EXTEVNT
type RSTCR_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTCR_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTCR_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- RSTCR_TIMACMP array
type RSTCR_TIMACMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTCR_TIMACMP
type RSTCR_TIMACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMACMP as a value
Val : HAL.UInt3;
when True =>
-- TIMACMP as an array
Arr : RSTCR_TIMACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTCR_TIMACMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTCR_TIMBCMP array
type RSTCR_TIMBCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTCR_TIMBCMP
type RSTCR_TIMBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMBCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMBCMP as an array
Arr : RSTCR_TIMBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTCR_TIMBCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTCR_TIMDCMP array
type RSTCR_TIMDCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTCR_TIMDCMP
type RSTCR_TIMDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMDCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMDCMP as an array
Arr : RSTCR_TIMDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTCR_TIMDCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTCR_TIMECMP array
type RSTCR_TIMECMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTCR_TIMECMP
type RSTCR_TIMECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMECMP as a value
Val : HAL.UInt3;
when True =>
-- TIMECMP as an array
Arr : RSTCR_TIMECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTCR_TIMECMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- TimerA Reset Register
type RSTCR_Register is record
-- unspecified
Reserved_0_0 : HAL.Bit := 16#0#;
-- Timer A Update reset
UPDT : Boolean := False;
-- Timer A compare 2 reset
CMP : RSTCR_CMP_Field := (As_Array => False, Val => 16#0#);
-- Master timer Period
MSTPER : Boolean := False;
-- Master compare 1
MSTCMP : RSTCR_MSTCMP_Field :=
(As_Array => False, Val => 16#0#);
-- External Event 1
EXTEVNT : RSTCR_EXTEVNT_Field :=
(As_Array => False, Val => 16#0#);
-- Timer A Compare 1
TIMACMP : RSTCR_TIMACMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer B Compare 1
TIMBCMP : RSTCR_TIMBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer D Compare 1
TIMDCMP : RSTCR_TIMDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer E Compare 1
TIMECMP : RSTCR_TIMECMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_31_31 : HAL.Bit := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTCR_Register use record
Reserved_0_0 at 0 range 0 .. 0;
UPDT at 0 range 1 .. 1;
CMP at 0 range 2 .. 3;
MSTPER at 0 range 4 .. 4;
MSTCMP at 0 range 5 .. 8;
EXTEVNT at 0 range 9 .. 18;
TIMACMP at 0 range 19 .. 21;
TIMBCMP at 0 range 22 .. 24;
TIMDCMP at 0 range 25 .. 27;
TIMECMP at 0 range 28 .. 30;
Reserved_31_31 at 0 range 31 .. 31;
end record;
subtype CHPCR_CHPFRQ_Field is HAL.UInt4;
subtype CHPCR_CHPDTY_Field is HAL.UInt3;
subtype CHPCR_STRTPW_Field is HAL.UInt4;
-- Timerx Chopper Register
type CHPCR_Register is record
-- Timerx carrier frequency value
CHPFRQ : CHPCR_CHPFRQ_Field := 16#0#;
-- Timerx chopper duty cycle value
CHPDTY : CHPCR_CHPDTY_Field := 16#0#;
-- STRTPW
STRTPW : CHPCR_STRTPW_Field := 16#0#;
-- unspecified
Reserved_11_31 : HAL.UInt21 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CHPCR_Register use record
CHPFRQ at 0 range 0 .. 3;
CHPDTY at 0 range 4 .. 6;
STRTPW at 0 range 7 .. 10;
Reserved_11_31 at 0 range 11 .. 31;
end record;
-- CPT1CCR_TACMP array
type CPT1CCR_TACMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1CCR_TACMP
type CPT1CCR_TACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TACMP as a value
Val : HAL.UInt2;
when True =>
-- TACMP as an array
Arr : CPT1CCR_TACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1CCR_TACMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1CCR_TBCMP array
type CPT1CCR_TBCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1CCR_TBCMP
type CPT1CCR_TBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TBCMP as a value
Val : HAL.UInt2;
when True =>
-- TBCMP as an array
Arr : CPT1CCR_TBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1CCR_TBCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1CCR_TDCMP array
type CPT1CCR_TDCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1CCR_TDCMP
type CPT1CCR_TDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TDCMP as a value
Val : HAL.UInt2;
when True =>
-- TDCMP as an array
Arr : CPT1CCR_TDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1CCR_TDCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1CCR_TECMP array
type CPT1CCR_TECMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1CCR_TECMP
type CPT1CCR_TECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TECMP as a value
Val : HAL.UInt2;
when True =>
-- TECMP as an array
Arr : CPT1CCR_TECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1CCR_TECMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- Timerx Capture 2 Control Register
type CPT1CCR_Register is record
-- Software Capture
SWCPT : Boolean := False;
-- Update Capture
UDPCPT : Boolean := False;
-- External Event 1 Capture
EXEV1CPT : Boolean := False;
-- External Event 2 Capture
EXEV2CPT : Boolean := False;
-- External Event 3 Capture
EXEV3CPT : Boolean := False;
-- External Event 4 Capture
EXEV4CPT : Boolean := False;
-- External Event 5 Capture
EXEV5CPT : Boolean := False;
-- External Event 6 Capture
EXEV6CPT : Boolean := False;
-- External Event 7 Capture
EXEV7CPT : Boolean := False;
-- External Event 8 Capture
EXEV8CPT : Boolean := False;
-- External Event 9 Capture
EXEV9CPT : Boolean := False;
-- External Event 10 Capture
EXEV10CPT : Boolean := False;
-- Timer A output 1 Set
TA1SET : Boolean := False;
-- Timer A output 1 Reset
TA1RST : Boolean := False;
-- Timer A Compare 1
TACMP : CPT1CCR_TACMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer B output 1 Set
TB1SET : Boolean := False;
-- Timer B output 1 Reset
TB1RST : Boolean := False;
-- Timer B Compare 1
TBCMP : CPT1CCR_TBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_20_23 : HAL.UInt4 := 16#0#;
-- Timer D output 1 Set
TD1SET : Boolean := False;
-- Timer D output 1 Reset
TD1RST : Boolean := False;
-- Timer D Compare 1
TDCMP : CPT1CCR_TDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer E output 1 Set
TE1SET : Boolean := False;
-- Timer E output 1 Reset
TE1RST : Boolean := False;
-- Timer E Compare 1
TECMP : CPT1CCR_TECMP_Field :=
(As_Array => False, Val => 16#0#);
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT1CCR_Register use record
SWCPT at 0 range 0 .. 0;
UDPCPT at 0 range 1 .. 1;
EXEV1CPT at 0 range 2 .. 2;
EXEV2CPT at 0 range 3 .. 3;
EXEV3CPT at 0 range 4 .. 4;
EXEV4CPT at 0 range 5 .. 5;
EXEV5CPT at 0 range 6 .. 6;
EXEV6CPT at 0 range 7 .. 7;
EXEV7CPT at 0 range 8 .. 8;
EXEV8CPT at 0 range 9 .. 9;
EXEV9CPT at 0 range 10 .. 10;
EXEV10CPT at 0 range 11 .. 11;
TA1SET at 0 range 12 .. 12;
TA1RST at 0 range 13 .. 13;
TACMP at 0 range 14 .. 15;
TB1SET at 0 range 16 .. 16;
TB1RST at 0 range 17 .. 17;
TBCMP at 0 range 18 .. 19;
Reserved_20_23 at 0 range 20 .. 23;
TD1SET at 0 range 24 .. 24;
TD1RST at 0 range 25 .. 25;
TDCMP at 0 range 26 .. 27;
TE1SET at 0 range 28 .. 28;
TE1RST at 0 range 29 .. 29;
TECMP at 0 range 30 .. 31;
end record;
-- CPT2CCR_TACMP array
type CPT2CCR_TACMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2CCR_TACMP
type CPT2CCR_TACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TACMP as a value
Val : HAL.UInt2;
when True =>
-- TACMP as an array
Arr : CPT2CCR_TACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2CCR_TACMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2CCR_TBCMP array
type CPT2CCR_TBCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2CCR_TBCMP
type CPT2CCR_TBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TBCMP as a value
Val : HAL.UInt2;
when True =>
-- TBCMP as an array
Arr : CPT2CCR_TBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2CCR_TBCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2CCR_TDCMP array
type CPT2CCR_TDCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2CCR_TDCMP
type CPT2CCR_TDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TDCMP as a value
Val : HAL.UInt2;
when True =>
-- TDCMP as an array
Arr : CPT2CCR_TDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2CCR_TDCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2CCR_TECMP array
type CPT2CCR_TECMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2CCR_TECMP
type CPT2CCR_TECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TECMP as a value
Val : HAL.UInt2;
when True =>
-- TECMP as an array
Arr : CPT2CCR_TECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2CCR_TECMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2xCR
type CPT2CCR_Register is record
-- Software Capture
SWCPT : Boolean := False;
-- Update Capture
UDPCPT : Boolean := False;
-- External Event 1 Capture
EXEV1CPT : Boolean := False;
-- External Event 2 Capture
EXEV2CPT : Boolean := False;
-- External Event 3 Capture
EXEV3CPT : Boolean := False;
-- External Event 4 Capture
EXEV4CPT : Boolean := False;
-- External Event 5 Capture
EXEV5CPT : Boolean := False;
-- External Event 6 Capture
EXEV6CPT : Boolean := False;
-- External Event 7 Capture
EXEV7CPT : Boolean := False;
-- External Event 8 Capture
EXEV8CPT : Boolean := False;
-- External Event 9 Capture
EXEV9CPT : Boolean := False;
-- External Event 10 Capture
EXEV10CPT : Boolean := False;
-- Timer A output 1 Set
TA1SET : Boolean := False;
-- Timer A output 1 Reset
TA1RST : Boolean := False;
-- Timer A Compare 1
TACMP : CPT2CCR_TACMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer B output 1 Set
TB1SET : Boolean := False;
-- Timer B output 1 Reset
TB1RST : Boolean := False;
-- Timer B Compare 1
TBCMP : CPT2CCR_TBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_20_23 : HAL.UInt4 := 16#0#;
-- Timer D output 1 Set
TD1SET : Boolean := False;
-- Timer D output 1 Reset
TD1RST : Boolean := False;
-- Timer D Compare 1
TDCMP : CPT2CCR_TDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer E output 1 Set
TE1SET : Boolean := False;
-- Timer E output 1 Reset
TE1RST : Boolean := False;
-- Timer E Compare 1
TECMP : CPT2CCR_TECMP_Field :=
(As_Array => False, Val => 16#0#);
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT2CCR_Register use record
SWCPT at 0 range 0 .. 0;
UDPCPT at 0 range 1 .. 1;
EXEV1CPT at 0 range 2 .. 2;
EXEV2CPT at 0 range 3 .. 3;
EXEV3CPT at 0 range 4 .. 4;
EXEV4CPT at 0 range 5 .. 5;
EXEV5CPT at 0 range 6 .. 6;
EXEV6CPT at 0 range 7 .. 7;
EXEV7CPT at 0 range 8 .. 8;
EXEV8CPT at 0 range 9 .. 9;
EXEV9CPT at 0 range 10 .. 10;
EXEV10CPT at 0 range 11 .. 11;
TA1SET at 0 range 12 .. 12;
TA1RST at 0 range 13 .. 13;
TACMP at 0 range 14 .. 15;
TB1SET at 0 range 16 .. 16;
TB1RST at 0 range 17 .. 17;
TBCMP at 0 range 18 .. 19;
Reserved_20_23 at 0 range 20 .. 23;
TD1SET at 0 range 24 .. 24;
TD1RST at 0 range 25 .. 25;
TDCMP at 0 range 26 .. 27;
TE1SET at 0 range 28 .. 28;
TE1RST at 0 range 29 .. 29;
TECMP at 0 range 30 .. 31;
end record;
subtype OUTCR_FAULT1_Field is HAL.UInt2;
subtype OUTCR_DLYPRT_Field is HAL.UInt3;
subtype OUTCR_FAULT2_Field is HAL.UInt2;
-- Timerx Output Register
type OUTCR_Register is record
-- unspecified
Reserved_0_0 : HAL.Bit := 16#0#;
-- Output 1 polarity
POL1 : Boolean := False;
-- Output 1 Idle mode
IDLEM1 : Boolean := False;
-- Output 1 Idle State
IDLES1 : Boolean := False;
-- Output 1 Fault state
FAULT1 : OUTCR_FAULT1_Field := 16#0#;
-- Output 1 Chopper enable
CHP1 : Boolean := False;
-- Output 1 Deadtime upon burst mode Idle entry
DIDL1 : Boolean := False;
-- Deadtime enable
DTEN : Boolean := False;
-- Delayed Protection Enable
DLYPRTEN : Boolean := False;
-- Delayed Protection
DLYPRT : OUTCR_DLYPRT_Field := 16#0#;
-- unspecified
Reserved_13_16 : HAL.UInt4 := 16#0#;
-- Output 2 polarity
POL2 : Boolean := False;
-- Output 2 Idle mode
IDLEM2 : Boolean := False;
-- Output 2 Idle State
IDLES2 : Boolean := False;
-- Output 2 Fault state
FAULT2 : OUTCR_FAULT2_Field := 16#0#;
-- Output 2 Chopper enable
CHP2 : Boolean := False;
-- Output 2 Deadtime upon burst mode Idle entry
DIDL2 : Boolean := False;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for OUTCR_Register use record
Reserved_0_0 at 0 range 0 .. 0;
POL1 at 0 range 1 .. 1;
IDLEM1 at 0 range 2 .. 2;
IDLES1 at 0 range 3 .. 3;
FAULT1 at 0 range 4 .. 5;
CHP1 at 0 range 6 .. 6;
DIDL1 at 0 range 7 .. 7;
DTEN at 0 range 8 .. 8;
DLYPRTEN at 0 range 9 .. 9;
DLYPRT at 0 range 10 .. 12;
Reserved_13_16 at 0 range 13 .. 16;
POL2 at 0 range 17 .. 17;
IDLEM2 at 0 range 18 .. 18;
IDLES2 at 0 range 19 .. 19;
FAULT2 at 0 range 20 .. 21;
CHP2 at 0 range 22 .. 22;
DIDL2 at 0 range 23 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
-- Timerx Fault Register
type FLTCR_Register is record
-- Fault 1 enable
FLT1EN : Boolean := False;
-- Fault 2 enable
FLT2EN : Boolean := False;
-- Fault 3 enable
FLT3EN : Boolean := False;
-- Fault 4 enable
FLT4EN : Boolean := False;
-- Fault 5 enable
FLT5EN : Boolean := False;
-- unspecified
Reserved_5_30 : HAL.UInt26 := 16#0#;
-- Fault sources Lock
FLTLCK : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for FLTCR_Register use record
FLT1EN at 0 range 0 .. 0;
FLT2EN at 0 range 1 .. 1;
FLT3EN at 0 range 2 .. 2;
FLT4EN at 0 range 3 .. 3;
FLT5EN at 0 range 4 .. 4;
Reserved_5_30 at 0 range 5 .. 30;
FLTLCK at 0 range 31 .. 31;
end record;
subtype TIMDCR_CKPSCx_Field is HAL.UInt3;
-- TIMDCR_DELCMP array element
subtype TIMDCR_DELCMP_Element is HAL.UInt2;
-- TIMDCR_DELCMP array
type TIMDCR_DELCMP_Field_Array is array (2 .. 3) of TIMDCR_DELCMP_Element
with Component_Size => 2, Size => 4;
-- Type definition for TIMDCR_DELCMP
type TIMDCR_DELCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- DELCMP as a value
Val : HAL.UInt4;
when True =>
-- DELCMP as an array
Arr : TIMDCR_DELCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for TIMDCR_DELCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
subtype TIMDCR_DACSYNC_Field is HAL.UInt2;
subtype TIMDCR_UPDGAT_Field is HAL.UInt4;
-- Timerx Control Register
type TIMDCR_Register is record
-- HRTIM Timer x Clock prescaler
CKPSCx : TIMDCR_CKPSCx_Field := 16#0#;
-- Continuous mode
CONT : Boolean := False;
-- Re-triggerable mode
RETRIG : Boolean := False;
-- Half mode enable
HALF : Boolean := False;
-- Push-Pull mode enable
PSHPLL : Boolean := False;
-- unspecified
Reserved_7_9 : HAL.UInt3 := 16#0#;
-- Synchronization Resets Timer x
SYNCRSTx : Boolean := False;
-- Synchronization Starts Timer x
SYNCSTRTx : Boolean := False;
-- Delayed CMP2 mode
DELCMP : TIMDCR_DELCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_16_16 : HAL.Bit := 16#0#;
-- Timer x Repetition update
TxREPU : Boolean := False;
-- Timerx reset update
TxRSTU : Boolean := False;
-- unspecified
Reserved_19_19 : HAL.Bit := 16#0#;
-- TBU
TBU : Boolean := False;
-- TCU
TCU : Boolean := False;
-- TDU
TDU : Boolean := False;
-- TEU
TEU : Boolean := False;
-- Master Timer update
MSTU : Boolean := False;
-- AC Synchronization
DACSYNC : TIMDCR_DACSYNC_Field := 16#0#;
-- Preload enable
PREEN : Boolean := False;
-- Update Gating
UPDGAT : TIMDCR_UPDGAT_Field := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMDCR_Register use record
CKPSCx at 0 range 0 .. 2;
CONT at 0 range 3 .. 3;
RETRIG at 0 range 4 .. 4;
HALF at 0 range 5 .. 5;
PSHPLL at 0 range 6 .. 6;
Reserved_7_9 at 0 range 7 .. 9;
SYNCRSTx at 0 range 10 .. 10;
SYNCSTRTx at 0 range 11 .. 11;
DELCMP at 0 range 12 .. 15;
Reserved_16_16 at 0 range 16 .. 16;
TxREPU at 0 range 17 .. 17;
TxRSTU at 0 range 18 .. 18;
Reserved_19_19 at 0 range 19 .. 19;
TBU at 0 range 20 .. 20;
TCU at 0 range 21 .. 21;
TDU at 0 range 22 .. 22;
TEU at 0 range 23 .. 23;
MSTU at 0 range 24 .. 24;
DACSYNC at 0 range 25 .. 26;
PREEN at 0 range 27 .. 27;
UPDGAT at 0 range 28 .. 31;
end record;
-- TIMDISR_CMP array
type TIMDISR_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for TIMDISR_CMP
type TIMDISR_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : TIMDISR_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for TIMDISR_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- TIMDISR_CPT array
type TIMDISR_CPT_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for TIMDISR_CPT
type TIMDISR_CPT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CPT as a value
Val : HAL.UInt2;
when True =>
-- CPT as an array
Arr : TIMDISR_CPT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for TIMDISR_CPT_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- Timerx Interrupt Status Register
type TIMDISR_Register is record
-- Read-only. Compare 1 Interrupt Flag
CMP : TIMDISR_CMP_Field;
-- Read-only. Repetition Interrupt Flag
REP : Boolean;
-- unspecified
Reserved_5_5 : HAL.Bit;
-- Read-only. Update Interrupt Flag
UPD : Boolean;
-- Read-only. Capture1 Interrupt Flag
CPT : TIMDISR_CPT_Field;
-- Read-only. Output 1 Set Interrupt Flag
SETx1 : Boolean;
-- Read-only. Output 1 Reset Interrupt Flag
RSTx1 : Boolean;
-- Read-only. Output 2 Set Interrupt Flag
SETx2 : Boolean;
-- Read-only. Output 2 Reset Interrupt Flag
RSTx2 : Boolean;
-- Read-only. Reset Interrupt Flag
RST : Boolean;
-- Read-only. Delayed Protection Flag
DLYPRT : Boolean;
-- unspecified
Reserved_15_15 : HAL.Bit;
-- Read-only. Current Push Pull Status
CPPSTAT : Boolean;
-- Read-only. Idle Push Pull Status
IPPSTAT : Boolean;
-- Read-only. Output 1 State
O1STAT : Boolean;
-- Read-only. Output 2 State
O2STAT : Boolean;
-- unspecified
Reserved_20_31 : HAL.UInt12;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMDISR_Register use record
CMP at 0 range 0 .. 3;
REP at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPD at 0 range 6 .. 6;
CPT at 0 range 7 .. 8;
SETx1 at 0 range 9 .. 9;
RSTx1 at 0 range 10 .. 10;
SETx2 at 0 range 11 .. 11;
RSTx2 at 0 range 12 .. 12;
RST at 0 range 13 .. 13;
DLYPRT at 0 range 14 .. 14;
Reserved_15_15 at 0 range 15 .. 15;
CPPSTAT at 0 range 16 .. 16;
IPPSTAT at 0 range 17 .. 17;
O1STAT at 0 range 18 .. 18;
O2STAT at 0 range 19 .. 19;
Reserved_20_31 at 0 range 20 .. 31;
end record;
-- Timerx Interrupt Clear Register
type TIMDICR_Register is record
-- Write-only. Compare 1 Interrupt flag Clear
CMP1C : Boolean := False;
-- Write-only. Compare 2 Interrupt flag Clear
CMP2C : Boolean := False;
-- Write-only. Compare 3 Interrupt flag Clear
CMP3C : Boolean := False;
-- Write-only. Compare 4 Interrupt flag Clear
CMP4C : Boolean := False;
-- Write-only. Repetition Interrupt flag Clear
REPC : Boolean := False;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- Write-only. Update Interrupt flag Clear
UPDC : Boolean := False;
-- Write-only. Capture1 Interrupt flag Clear
CPT1C : Boolean := False;
-- Write-only. Capture2 Interrupt flag Clear
CPT2C : Boolean := False;
-- Write-only. Output 1 Set flag Clear
SET1xC : Boolean := False;
-- Write-only. Output 1 Reset flag Clear
RSTx1C : Boolean := False;
-- Write-only. Output 2 Set flag Clear
SET2xC : Boolean := False;
-- Write-only. Output 2 Reset flag Clear
RSTx2C : Boolean := False;
-- Write-only. Reset Interrupt flag Clear
RSTC : Boolean := False;
-- Write-only. Delayed Protection Flag Clear
DLYPRTC : Boolean := False;
-- unspecified
Reserved_15_31 : HAL.UInt17 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMDICR_Register use record
CMP1C at 0 range 0 .. 0;
CMP2C at 0 range 1 .. 1;
CMP3C at 0 range 2 .. 2;
CMP4C at 0 range 3 .. 3;
REPC at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPDC at 0 range 6 .. 6;
CPT1C at 0 range 7 .. 7;
CPT2C at 0 range 8 .. 8;
SET1xC at 0 range 9 .. 9;
RSTx1C at 0 range 10 .. 10;
SET2xC at 0 range 11 .. 11;
RSTx2C at 0 range 12 .. 12;
RSTC at 0 range 13 .. 13;
DLYPRTC at 0 range 14 .. 14;
Reserved_15_31 at 0 range 15 .. 31;
end record;
-- TIMxDIER
type TIMDDIER_Register is record
-- CMP1IE
CMP1IE : Boolean := False;
-- CMP2IE
CMP2IE : Boolean := False;
-- CMP3IE
CMP3IE : Boolean := False;
-- CMP4IE
CMP4IE : Boolean := False;
-- REPIE
REPIE : Boolean := False;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- UPDIE
UPDIE : Boolean := False;
-- CPT1IE
CPT1IE : Boolean := False;
-- CPT2IE
CPT2IE : Boolean := False;
-- SET1xIE
SET1xIE : Boolean := False;
-- RSTx1IE
RSTx1IE : Boolean := False;
-- SETx2IE
SETx2IE : Boolean := False;
-- RSTx2IE
RSTx2IE : Boolean := False;
-- RSTIE
RSTIE : Boolean := False;
-- DLYPRTIE
DLYPRTIE : Boolean := False;
-- unspecified
Reserved_15_15 : HAL.Bit := 16#0#;
-- CMP1DE
CMP1DE : Boolean := False;
-- CMP2DE
CMP2DE : Boolean := False;
-- CMP3DE
CMP3DE : Boolean := False;
-- CMP4DE
CMP4DE : Boolean := False;
-- REPDE
REPDE : Boolean := False;
-- unspecified
Reserved_21_21 : HAL.Bit := 16#0#;
-- UPDDE
UPDDE : Boolean := False;
-- CPT1DE
CPT1DE : Boolean := False;
-- CPT2DE
CPT2DE : Boolean := False;
-- SET1xDE
SET1xDE : Boolean := False;
-- RSTx1DE
RSTx1DE : Boolean := False;
-- SETx2DE
SETx2DE : Boolean := False;
-- RSTx2DE
RSTx2DE : Boolean := False;
-- RSTDE
RSTDE : Boolean := False;
-- DLYPRTDE
DLYPRTDE : Boolean := False;
-- unspecified
Reserved_31_31 : HAL.Bit := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMDDIER_Register use record
CMP1IE at 0 range 0 .. 0;
CMP2IE at 0 range 1 .. 1;
CMP3IE at 0 range 2 .. 2;
CMP4IE at 0 range 3 .. 3;
REPIE at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPDIE at 0 range 6 .. 6;
CPT1IE at 0 range 7 .. 7;
CPT2IE at 0 range 8 .. 8;
SET1xIE at 0 range 9 .. 9;
RSTx1IE at 0 range 10 .. 10;
SETx2IE at 0 range 11 .. 11;
RSTx2IE at 0 range 12 .. 12;
RSTIE at 0 range 13 .. 13;
DLYPRTIE at 0 range 14 .. 14;
Reserved_15_15 at 0 range 15 .. 15;
CMP1DE at 0 range 16 .. 16;
CMP2DE at 0 range 17 .. 17;
CMP3DE at 0 range 18 .. 18;
CMP4DE at 0 range 19 .. 19;
REPDE at 0 range 20 .. 20;
Reserved_21_21 at 0 range 21 .. 21;
UPDDE at 0 range 22 .. 22;
CPT1DE at 0 range 23 .. 23;
CPT2DE at 0 range 24 .. 24;
SET1xDE at 0 range 25 .. 25;
RSTx1DE at 0 range 26 .. 26;
SETx2DE at 0 range 27 .. 27;
RSTx2DE at 0 range 28 .. 28;
RSTDE at 0 range 29 .. 29;
DLYPRTDE at 0 range 30 .. 30;
Reserved_31_31 at 0 range 31 .. 31;
end record;
subtype CNTDR_CNTx_Field is HAL.UInt16;
-- Timerx Counter Register
type CNTDR_Register is record
-- Timerx Counter value
CNTx : CNTDR_CNTx_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CNTDR_Register use record
CNTx at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype PERDR_PERx_Field is HAL.UInt16;
-- Timerx Period Register
type PERDR_Register is record
-- Timerx Period value
PERx : PERDR_PERx_Field := 16#FFFF#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for PERDR_Register use record
PERx at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype REPDR_REPx_Field is HAL.UInt8;
-- Timerx Repetition Register
type REPDR_Register is record
-- Timerx Repetition counter value
REPx : REPDR_REPx_Field := 16#0#;
-- unspecified
Reserved_8_31 : HAL.UInt24 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for REPDR_Register use record
REPx at 0 range 0 .. 7;
Reserved_8_31 at 0 range 8 .. 31;
end record;
subtype CMP1DR_CMP1x_Field is HAL.UInt16;
-- Timerx Compare 1 Register
type CMP1DR_Register is record
-- Timerx Compare 1 value
CMP1x : CMP1DR_CMP1x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP1DR_Register use record
CMP1x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP1CDR_CMP1x_Field is HAL.UInt16;
subtype CMP1CDR_REPx_Field is HAL.UInt8;
-- Timerx Compare 1 Compound Register
type CMP1CDR_Register is record
-- Timerx Compare 1 value
CMP1x : CMP1CDR_CMP1x_Field := 16#0#;
-- Timerx Repetition value (aliased from HRTIM_REPx register)
REPx : CMP1CDR_REPx_Field := 16#0#;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP1CDR_Register use record
CMP1x at 0 range 0 .. 15;
REPx at 0 range 16 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
subtype CMP2DR_CMP2x_Field is HAL.UInt16;
-- Timerx Compare 2 Register
type CMP2DR_Register is record
-- Timerx Compare 2 value
CMP2x : CMP2DR_CMP2x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP2DR_Register use record
CMP2x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP3DR_CMP3x_Field is HAL.UInt16;
-- Timerx Compare 3 Register
type CMP3DR_Register is record
-- Timerx Compare 3 value
CMP3x : CMP3DR_CMP3x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP3DR_Register use record
CMP3x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP4DR_CMP4x_Field is HAL.UInt16;
-- Timerx Compare 4 Register
type CMP4DR_Register is record
-- Timerx Compare 4 value
CMP4x : CMP4DR_CMP4x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP4DR_Register use record
CMP4x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CPT1DR_CPT1x_Field is HAL.UInt16;
-- Timerx Capture 1 Register
type CPT1DR_Register is record
-- Read-only. Timerx Capture 1 value
CPT1x : CPT1DR_CPT1x_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT1DR_Register use record
CPT1x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CPT2DR_CPT2x_Field is HAL.UInt16;
-- Timerx Capture 2 Register
type CPT2DR_Register is record
-- Read-only. Timerx Capture 2 value
CPT2x : CPT2DR_CPT2x_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT2DR_Register use record
CPT2x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype DTDR_DTRx_Field is HAL.UInt9;
subtype DTDR_DTPRSC_Field is HAL.UInt3;
subtype DTDR_DTFx_Field is HAL.UInt9;
-- Timerx Deadtime Register
type DTDR_Register is record
-- Deadtime Rising value
DTRx : DTDR_DTRx_Field := 16#0#;
-- Sign Deadtime Rising value
SDTRx : Boolean := False;
-- Deadtime Prescaler
DTPRSC : DTDR_DTPRSC_Field := 16#0#;
-- unspecified
Reserved_13_13 : HAL.Bit := 16#0#;
-- Deadtime Rising Sign Lock
DTRSLKx : Boolean := False;
-- Deadtime Rising Lock
DTRLKx : Boolean := False;
-- Deadtime Falling value
DTFx : DTDR_DTFx_Field := 16#0#;
-- Sign Deadtime Falling value
SDTFx : Boolean := False;
-- unspecified
Reserved_26_29 : HAL.UInt4 := 16#0#;
-- Deadtime Falling Sign Lock
DTFSLKx : Boolean := False;
-- Deadtime Falling Lock
DTFLKx : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for DTDR_Register use record
DTRx at 0 range 0 .. 8;
SDTRx at 0 range 9 .. 9;
DTPRSC at 0 range 10 .. 12;
Reserved_13_13 at 0 range 13 .. 13;
DTRSLKx at 0 range 14 .. 14;
DTRLKx at 0 range 15 .. 15;
DTFx at 0 range 16 .. 24;
SDTFx at 0 range 25 .. 25;
Reserved_26_29 at 0 range 26 .. 29;
DTFSLKx at 0 range 30 .. 30;
DTFLKx at 0 range 31 .. 31;
end record;
-- SETD1R_CMP array
type SETD1R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETD1R_CMP
type SETD1R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : SETD1R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETD1R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETD1R_MSTCMP array
type SETD1R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETD1R_MSTCMP
type SETD1R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : SETD1R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETD1R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETD1R_TIMEVNT array
type SETD1R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for SETD1R_TIMEVNT
type SETD1R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : SETD1R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for SETD1R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- SETD1R_EXTEVNT array
type SETD1R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for SETD1R_EXTEVNT
type SETD1R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : SETD1R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for SETD1R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output1 Set Register
type SETD1R_Register is record
-- Software Set trigger
SST : Boolean := False;
-- Timer A resynchronizaton
RESYNC : Boolean := False;
-- Timer A Period
PER : Boolean := False;
-- Timer A compare 1
CMP : SETD1R_CMP_Field := (As_Array => False, Val => 16#0#);
-- Master Period
MSTPER : Boolean := False;
-- Master Compare 1
MSTCMP : SETD1R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- Timer Event 1
TIMEVNT : SETD1R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- External Event 1
EXTEVNT : SETD1R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- Registers update (transfer preload to active)
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for SETD1R_Register use record
SST at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- RSTD1R_CMP array
type RSTD1R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTD1R_CMP
type RSTD1R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : RSTD1R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTD1R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTD1R_MSTCMP array
type RSTD1R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTD1R_MSTCMP
type RSTD1R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTD1R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTD1R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTD1R_TIMEVNT array
type RSTD1R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for RSTD1R_TIMEVNT
type RSTD1R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : RSTD1R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for RSTD1R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- RSTD1R_EXTEVNT array
type RSTD1R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTD1R_EXTEVNT
type RSTD1R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTD1R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTD1R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output1 Reset Register
type RSTD1R_Register is record
-- SRT
SRT : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : RSTD1R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : RSTD1R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : RSTD1R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : RSTD1R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTD1R_Register use record
SRT at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- SETD2R_CMP array
type SETD2R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETD2R_CMP
type SETD2R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : SETD2R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETD2R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETD2R_MSTCMP array
type SETD2R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETD2R_MSTCMP
type SETD2R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : SETD2R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETD2R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETD2R_TIMEVNT array
type SETD2R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for SETD2R_TIMEVNT
type SETD2R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : SETD2R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for SETD2R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- SETD2R_EXTEVNT array
type SETD2R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for SETD2R_EXTEVNT
type SETD2R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : SETD2R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for SETD2R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output2 Set Register
type SETD2R_Register is record
-- SST
SST : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : SETD2R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : SETD2R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : SETD2R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : SETD2R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for SETD2R_Register use record
SST at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- RSTD2R_CMP array
type RSTD2R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTD2R_CMP
type RSTD2R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : RSTD2R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTD2R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTD2R_MSTCMP array
type RSTD2R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTD2R_MSTCMP
type RSTD2R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTD2R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTD2R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTD2R_TIMEVNT array
type RSTD2R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for RSTD2R_TIMEVNT
type RSTD2R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : RSTD2R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for RSTD2R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- RSTD2R_EXTEVNT array
type RSTD2R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTD2R_EXTEVNT
type RSTD2R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTD2R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTD2R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output2 Reset Register
type RSTD2R_Register is record
-- SRT
SRT : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : RSTD2R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : RSTD2R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : RSTD2R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : RSTD2R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTD2R_Register use record
SRT at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
subtype EEFDR1_EE1FLTR_Field is HAL.UInt4;
subtype EEFDR1_EE2FLTR_Field is HAL.UInt4;
subtype EEFDR1_EE3FLTR_Field is HAL.UInt4;
subtype EEFDR1_EE4FLTR_Field is HAL.UInt4;
subtype EEFDR1_EE5FLTR_Field is HAL.UInt4;
-- Timerx External Event Filtering Register 1
type EEFDR1_Register is record
-- External Event 1 latch
EE1LTCH : Boolean := False;
-- External Event 1 filter
EE1FLTR : EEFDR1_EE1FLTR_Field := 16#0#;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- External Event 2 latch
EE2LTCH : Boolean := False;
-- External Event 2 filter
EE2FLTR : EEFDR1_EE2FLTR_Field := 16#0#;
-- unspecified
Reserved_11_11 : HAL.Bit := 16#0#;
-- External Event 3 latch
EE3LTCH : Boolean := False;
-- External Event 3 filter
EE3FLTR : EEFDR1_EE3FLTR_Field := 16#0#;
-- unspecified
Reserved_17_17 : HAL.Bit := 16#0#;
-- External Event 4 latch
EE4LTCH : Boolean := False;
-- External Event 4 filter
EE4FLTR : EEFDR1_EE4FLTR_Field := 16#0#;
-- unspecified
Reserved_23_23 : HAL.Bit := 16#0#;
-- External Event 5 latch
EE5LTCH : Boolean := False;
-- External Event 5 filter
EE5FLTR : EEFDR1_EE5FLTR_Field := 16#0#;
-- unspecified
Reserved_29_31 : HAL.UInt3 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EEFDR1_Register use record
EE1LTCH at 0 range 0 .. 0;
EE1FLTR at 0 range 1 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
EE2LTCH at 0 range 6 .. 6;
EE2FLTR at 0 range 7 .. 10;
Reserved_11_11 at 0 range 11 .. 11;
EE3LTCH at 0 range 12 .. 12;
EE3FLTR at 0 range 13 .. 16;
Reserved_17_17 at 0 range 17 .. 17;
EE4LTCH at 0 range 18 .. 18;
EE4FLTR at 0 range 19 .. 22;
Reserved_23_23 at 0 range 23 .. 23;
EE5LTCH at 0 range 24 .. 24;
EE5FLTR at 0 range 25 .. 28;
Reserved_29_31 at 0 range 29 .. 31;
end record;
subtype EEFDR2_EE6FLTR_Field is HAL.UInt4;
subtype EEFDR2_EE7FLTR_Field is HAL.UInt4;
subtype EEFDR2_EE8FLTR_Field is HAL.UInt4;
subtype EEFDR2_EE9FLTR_Field is HAL.UInt4;
subtype EEFDR2_EE10FLTR_Field is HAL.UInt4;
-- Timerx External Event Filtering Register 2
type EEFDR2_Register is record
-- External Event 6 latch
EE6LTCH : Boolean := False;
-- External Event 6 filter
EE6FLTR : EEFDR2_EE6FLTR_Field := 16#0#;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- External Event 7 latch
EE7LTCH : Boolean := False;
-- External Event 7 filter
EE7FLTR : EEFDR2_EE7FLTR_Field := 16#0#;
-- unspecified
Reserved_11_11 : HAL.Bit := 16#0#;
-- External Event 8 latch
EE8LTCH : Boolean := False;
-- External Event 8 filter
EE8FLTR : EEFDR2_EE8FLTR_Field := 16#0#;
-- unspecified
Reserved_17_17 : HAL.Bit := 16#0#;
-- External Event 9 latch
EE9LTCH : Boolean := False;
-- External Event 9 filter
EE9FLTR : EEFDR2_EE9FLTR_Field := 16#0#;
-- unspecified
Reserved_23_23 : HAL.Bit := 16#0#;
-- External Event 10 latch
EE10LTCH : Boolean := False;
-- External Event 10 filter
EE10FLTR : EEFDR2_EE10FLTR_Field := 16#0#;
-- unspecified
Reserved_29_31 : HAL.UInt3 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EEFDR2_Register use record
EE6LTCH at 0 range 0 .. 0;
EE6FLTR at 0 range 1 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
EE7LTCH at 0 range 6 .. 6;
EE7FLTR at 0 range 7 .. 10;
Reserved_11_11 at 0 range 11 .. 11;
EE8LTCH at 0 range 12 .. 12;
EE8FLTR at 0 range 13 .. 16;
Reserved_17_17 at 0 range 17 .. 17;
EE9LTCH at 0 range 18 .. 18;
EE9FLTR at 0 range 19 .. 22;
Reserved_23_23 at 0 range 23 .. 23;
EE10LTCH at 0 range 24 .. 24;
EE10FLTR at 0 range 25 .. 28;
Reserved_29_31 at 0 range 29 .. 31;
end record;
-- RSTDR_CMP array
type RSTDR_CMP_Field_Array is array (2 .. 3) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for RSTDR_CMP
type RSTDR_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt2;
when True =>
-- CMP as an array
Arr : RSTDR_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for RSTDR_CMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- RSTDR_MSTCMP array
type RSTDR_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTDR_MSTCMP
type RSTDR_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTDR_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTDR_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTDR_EXTEVNT array
type RSTDR_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTDR_EXTEVNT
type RSTDR_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTDR_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTDR_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- RSTDR_TIMACMP array
type RSTDR_TIMACMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTDR_TIMACMP
type RSTDR_TIMACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMACMP as a value
Val : HAL.UInt3;
when True =>
-- TIMACMP as an array
Arr : RSTDR_TIMACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTDR_TIMACMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTDR_TIMBCMP array
type RSTDR_TIMBCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTDR_TIMBCMP
type RSTDR_TIMBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMBCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMBCMP as an array
Arr : RSTDR_TIMBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTDR_TIMBCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTDR_TIMCCMP array
type RSTDR_TIMCCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTDR_TIMCCMP
type RSTDR_TIMCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMCCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMCCMP as an array
Arr : RSTDR_TIMCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTDR_TIMCCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTDR_TIMECMP array
type RSTDR_TIMECMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTDR_TIMECMP
type RSTDR_TIMECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMECMP as a value
Val : HAL.UInt3;
when True =>
-- TIMECMP as an array
Arr : RSTDR_TIMECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTDR_TIMECMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- TimerA Reset Register
type RSTDR_Register is record
-- unspecified
Reserved_0_0 : HAL.Bit := 16#0#;
-- Timer A Update reset
UPDT : Boolean := False;
-- Timer A compare 2 reset
CMP : RSTDR_CMP_Field := (As_Array => False, Val => 16#0#);
-- Master timer Period
MSTPER : Boolean := False;
-- Master compare 1
MSTCMP : RSTDR_MSTCMP_Field :=
(As_Array => False, Val => 16#0#);
-- External Event 1
EXTEVNT : RSTDR_EXTEVNT_Field :=
(As_Array => False, Val => 16#0#);
-- Timer A Compare 1
TIMACMP : RSTDR_TIMACMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer B Compare 1
TIMBCMP : RSTDR_TIMBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer C Compare 1
TIMCCMP : RSTDR_TIMCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer E Compare 1
TIMECMP : RSTDR_TIMECMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_31_31 : HAL.Bit := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTDR_Register use record
Reserved_0_0 at 0 range 0 .. 0;
UPDT at 0 range 1 .. 1;
CMP at 0 range 2 .. 3;
MSTPER at 0 range 4 .. 4;
MSTCMP at 0 range 5 .. 8;
EXTEVNT at 0 range 9 .. 18;
TIMACMP at 0 range 19 .. 21;
TIMBCMP at 0 range 22 .. 24;
TIMCCMP at 0 range 25 .. 27;
TIMECMP at 0 range 28 .. 30;
Reserved_31_31 at 0 range 31 .. 31;
end record;
subtype CHPDR_CHPFRQ_Field is HAL.UInt4;
subtype CHPDR_CHPDTY_Field is HAL.UInt3;
subtype CHPDR_STRTPW_Field is HAL.UInt4;
-- Timerx Chopper Register
type CHPDR_Register is record
-- Timerx carrier frequency value
CHPFRQ : CHPDR_CHPFRQ_Field := 16#0#;
-- Timerx chopper duty cycle value
CHPDTY : CHPDR_CHPDTY_Field := 16#0#;
-- STRTPW
STRTPW : CHPDR_STRTPW_Field := 16#0#;
-- unspecified
Reserved_11_31 : HAL.UInt21 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CHPDR_Register use record
CHPFRQ at 0 range 0 .. 3;
CHPDTY at 0 range 4 .. 6;
STRTPW at 0 range 7 .. 10;
Reserved_11_31 at 0 range 11 .. 31;
end record;
-- CPT1DCR_TACMP array
type CPT1DCR_TACMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1DCR_TACMP
type CPT1DCR_TACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TACMP as a value
Val : HAL.UInt2;
when True =>
-- TACMP as an array
Arr : CPT1DCR_TACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1DCR_TACMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1DCR_TBCMP array
type CPT1DCR_TBCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1DCR_TBCMP
type CPT1DCR_TBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TBCMP as a value
Val : HAL.UInt2;
when True =>
-- TBCMP as an array
Arr : CPT1DCR_TBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1DCR_TBCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1DCR_TCCMP array
type CPT1DCR_TCCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1DCR_TCCMP
type CPT1DCR_TCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TCCMP as a value
Val : HAL.UInt2;
when True =>
-- TCCMP as an array
Arr : CPT1DCR_TCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1DCR_TCCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1DCR_TECMP array
type CPT1DCR_TECMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1DCR_TECMP
type CPT1DCR_TECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TECMP as a value
Val : HAL.UInt2;
when True =>
-- TECMP as an array
Arr : CPT1DCR_TECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1DCR_TECMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- Timerx Capture 2 Control Register
type CPT1DCR_Register is record
-- Software Capture
SWCPT : Boolean := False;
-- Update Capture
UDPCPT : Boolean := False;
-- External Event 1 Capture
EXEV1CPT : Boolean := False;
-- External Event 2 Capture
EXEV2CPT : Boolean := False;
-- External Event 3 Capture
EXEV3CPT : Boolean := False;
-- External Event 4 Capture
EXEV4CPT : Boolean := False;
-- External Event 5 Capture
EXEV5CPT : Boolean := False;
-- External Event 6 Capture
EXEV6CPT : Boolean := False;
-- External Event 7 Capture
EXEV7CPT : Boolean := False;
-- External Event 8 Capture
EXEV8CPT : Boolean := False;
-- External Event 9 Capture
EXEV9CPT : Boolean := False;
-- External Event 10 Capture
EXEV10CPT : Boolean := False;
-- Timer A output 1 Set
TA1SET : Boolean := False;
-- Timer A output 1 Reset
TA1RST : Boolean := False;
-- Timer A Compare 1
TACMP : CPT1DCR_TACMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer B output 1 Set
TB1SET : Boolean := False;
-- Timer B output 1 Reset
TB1RST : Boolean := False;
-- Timer B Compare 1
TBCMP : CPT1DCR_TBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer C output 1 Set
TC1SET : Boolean := False;
-- Timer C output 1 Reset
TC1RST : Boolean := False;
-- Timer C Compare 1
TCCMP : CPT1DCR_TCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_24_27 : HAL.UInt4 := 16#0#;
-- Timer E output 1 Set
TE1SET : Boolean := False;
-- Timer E output 1 Reset
TE1RST : Boolean := False;
-- Timer E Compare 1
TECMP : CPT1DCR_TECMP_Field :=
(As_Array => False, Val => 16#0#);
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT1DCR_Register use record
SWCPT at 0 range 0 .. 0;
UDPCPT at 0 range 1 .. 1;
EXEV1CPT at 0 range 2 .. 2;
EXEV2CPT at 0 range 3 .. 3;
EXEV3CPT at 0 range 4 .. 4;
EXEV4CPT at 0 range 5 .. 5;
EXEV5CPT at 0 range 6 .. 6;
EXEV6CPT at 0 range 7 .. 7;
EXEV7CPT at 0 range 8 .. 8;
EXEV8CPT at 0 range 9 .. 9;
EXEV9CPT at 0 range 10 .. 10;
EXEV10CPT at 0 range 11 .. 11;
TA1SET at 0 range 12 .. 12;
TA1RST at 0 range 13 .. 13;
TACMP at 0 range 14 .. 15;
TB1SET at 0 range 16 .. 16;
TB1RST at 0 range 17 .. 17;
TBCMP at 0 range 18 .. 19;
TC1SET at 0 range 20 .. 20;
TC1RST at 0 range 21 .. 21;
TCCMP at 0 range 22 .. 23;
Reserved_24_27 at 0 range 24 .. 27;
TE1SET at 0 range 28 .. 28;
TE1RST at 0 range 29 .. 29;
TECMP at 0 range 30 .. 31;
end record;
-- CPT2DCR_TACMP array
type CPT2DCR_TACMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2DCR_TACMP
type CPT2DCR_TACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TACMP as a value
Val : HAL.UInt2;
when True =>
-- TACMP as an array
Arr : CPT2DCR_TACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2DCR_TACMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2DCR_TBCMP array
type CPT2DCR_TBCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2DCR_TBCMP
type CPT2DCR_TBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TBCMP as a value
Val : HAL.UInt2;
when True =>
-- TBCMP as an array
Arr : CPT2DCR_TBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2DCR_TBCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2DCR_TCCMP array
type CPT2DCR_TCCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2DCR_TCCMP
type CPT2DCR_TCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TCCMP as a value
Val : HAL.UInt2;
when True =>
-- TCCMP as an array
Arr : CPT2DCR_TCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2DCR_TCCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2DCR_TECMP array
type CPT2DCR_TECMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2DCR_TECMP
type CPT2DCR_TECMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TECMP as a value
Val : HAL.UInt2;
when True =>
-- TECMP as an array
Arr : CPT2DCR_TECMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2DCR_TECMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2xCR
type CPT2DCR_Register is record
-- Software Capture
SWCPT : Boolean := False;
-- Update Capture
UDPCPT : Boolean := False;
-- External Event 1 Capture
EXEV1CPT : Boolean := False;
-- External Event 2 Capture
EXEV2CPT : Boolean := False;
-- External Event 3 Capture
EXEV3CPT : Boolean := False;
-- External Event 4 Capture
EXEV4CPT : Boolean := False;
-- External Event 5 Capture
EXEV5CPT : Boolean := False;
-- External Event 6 Capture
EXEV6CPT : Boolean := False;
-- External Event 7 Capture
EXEV7CPT : Boolean := False;
-- External Event 8 Capture
EXEV8CPT : Boolean := False;
-- External Event 9 Capture
EXEV9CPT : Boolean := False;
-- External Event 10 Capture
EXEV10CPT : Boolean := False;
-- Timer A output 1 Set
TA1SET : Boolean := False;
-- Timer A output 1 Reset
TA1RST : Boolean := False;
-- Timer A Compare 1
TACMP : CPT2DCR_TACMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer B output 1 Set
TB1SET : Boolean := False;
-- Timer B output 1 Reset
TB1RST : Boolean := False;
-- Timer B Compare 1
TBCMP : CPT2DCR_TBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer C output 1 Set
TC1SET : Boolean := False;
-- Timer C output 1 Reset
TC1RST : Boolean := False;
-- Timer C Compare 1
TCCMP : CPT2DCR_TCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_24_27 : HAL.UInt4 := 16#0#;
-- Timer E output 1 Set
TE1SET : Boolean := False;
-- Timer E output 1 Reset
TE1RST : Boolean := False;
-- Timer E Compare 1
TECMP : CPT2DCR_TECMP_Field :=
(As_Array => False, Val => 16#0#);
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT2DCR_Register use record
SWCPT at 0 range 0 .. 0;
UDPCPT at 0 range 1 .. 1;
EXEV1CPT at 0 range 2 .. 2;
EXEV2CPT at 0 range 3 .. 3;
EXEV3CPT at 0 range 4 .. 4;
EXEV4CPT at 0 range 5 .. 5;
EXEV5CPT at 0 range 6 .. 6;
EXEV6CPT at 0 range 7 .. 7;
EXEV7CPT at 0 range 8 .. 8;
EXEV8CPT at 0 range 9 .. 9;
EXEV9CPT at 0 range 10 .. 10;
EXEV10CPT at 0 range 11 .. 11;
TA1SET at 0 range 12 .. 12;
TA1RST at 0 range 13 .. 13;
TACMP at 0 range 14 .. 15;
TB1SET at 0 range 16 .. 16;
TB1RST at 0 range 17 .. 17;
TBCMP at 0 range 18 .. 19;
TC1SET at 0 range 20 .. 20;
TC1RST at 0 range 21 .. 21;
TCCMP at 0 range 22 .. 23;
Reserved_24_27 at 0 range 24 .. 27;
TE1SET at 0 range 28 .. 28;
TE1RST at 0 range 29 .. 29;
TECMP at 0 range 30 .. 31;
end record;
subtype OUTDR_FAULT1_Field is HAL.UInt2;
subtype OUTDR_DLYPRT_Field is HAL.UInt3;
subtype OUTDR_FAULT2_Field is HAL.UInt2;
-- Timerx Output Register
type OUTDR_Register is record
-- unspecified
Reserved_0_0 : HAL.Bit := 16#0#;
-- Output 1 polarity
POL1 : Boolean := False;
-- Output 1 Idle mode
IDLEM1 : Boolean := False;
-- Output 1 Idle State
IDLES1 : Boolean := False;
-- Output 1 Fault state
FAULT1 : OUTDR_FAULT1_Field := 16#0#;
-- Output 1 Chopper enable
CHP1 : Boolean := False;
-- Output 1 Deadtime upon burst mode Idle entry
DIDL1 : Boolean := False;
-- Deadtime enable
DTEN : Boolean := False;
-- Delayed Protection Enable
DLYPRTEN : Boolean := False;
-- Delayed Protection
DLYPRT : OUTDR_DLYPRT_Field := 16#0#;
-- unspecified
Reserved_13_16 : HAL.UInt4 := 16#0#;
-- Output 2 polarity
POL2 : Boolean := False;
-- Output 2 Idle mode
IDLEM2 : Boolean := False;
-- Output 2 Idle State
IDLES2 : Boolean := False;
-- Output 2 Fault state
FAULT2 : OUTDR_FAULT2_Field := 16#0#;
-- Output 2 Chopper enable
CHP2 : Boolean := False;
-- Output 2 Deadtime upon burst mode Idle entry
DIDL2 : Boolean := False;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for OUTDR_Register use record
Reserved_0_0 at 0 range 0 .. 0;
POL1 at 0 range 1 .. 1;
IDLEM1 at 0 range 2 .. 2;
IDLES1 at 0 range 3 .. 3;
FAULT1 at 0 range 4 .. 5;
CHP1 at 0 range 6 .. 6;
DIDL1 at 0 range 7 .. 7;
DTEN at 0 range 8 .. 8;
DLYPRTEN at 0 range 9 .. 9;
DLYPRT at 0 range 10 .. 12;
Reserved_13_16 at 0 range 13 .. 16;
POL2 at 0 range 17 .. 17;
IDLEM2 at 0 range 18 .. 18;
IDLES2 at 0 range 19 .. 19;
FAULT2 at 0 range 20 .. 21;
CHP2 at 0 range 22 .. 22;
DIDL2 at 0 range 23 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
-- Timerx Fault Register
type FLTDR_Register is record
-- Fault 1 enable
FLT1EN : Boolean := False;
-- Fault 2 enable
FLT2EN : Boolean := False;
-- Fault 3 enable
FLT3EN : Boolean := False;
-- Fault 4 enable
FLT4EN : Boolean := False;
-- Fault 5 enable
FLT5EN : Boolean := False;
-- unspecified
Reserved_5_30 : HAL.UInt26 := 16#0#;
-- Fault sources Lock
FLTLCK : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for FLTDR_Register use record
FLT1EN at 0 range 0 .. 0;
FLT2EN at 0 range 1 .. 1;
FLT3EN at 0 range 2 .. 2;
FLT4EN at 0 range 3 .. 3;
FLT5EN at 0 range 4 .. 4;
Reserved_5_30 at 0 range 5 .. 30;
FLTLCK at 0 range 31 .. 31;
end record;
subtype TIMECR_CKPSCx_Field is HAL.UInt3;
-- TIMECR_DELCMP array element
subtype TIMECR_DELCMP_Element is HAL.UInt2;
-- TIMECR_DELCMP array
type TIMECR_DELCMP_Field_Array is array (2 .. 3) of TIMECR_DELCMP_Element
with Component_Size => 2, Size => 4;
-- Type definition for TIMECR_DELCMP
type TIMECR_DELCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- DELCMP as a value
Val : HAL.UInt4;
when True =>
-- DELCMP as an array
Arr : TIMECR_DELCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for TIMECR_DELCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
subtype TIMECR_DACSYNC_Field is HAL.UInt2;
subtype TIMECR_UPDGAT_Field is HAL.UInt4;
-- Timerx Control Register
type TIMECR_Register is record
-- HRTIM Timer x Clock prescaler
CKPSCx : TIMECR_CKPSCx_Field := 16#0#;
-- Continuous mode
CONT : Boolean := False;
-- Re-triggerable mode
RETRIG : Boolean := False;
-- Half mode enable
HALF : Boolean := False;
-- Push-Pull mode enable
PSHPLL : Boolean := False;
-- unspecified
Reserved_7_9 : HAL.UInt3 := 16#0#;
-- Synchronization Resets Timer x
SYNCRSTx : Boolean := False;
-- Synchronization Starts Timer x
SYNCSTRTx : Boolean := False;
-- Delayed CMP2 mode
DELCMP : TIMECR_DELCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_16_16 : HAL.Bit := 16#0#;
-- Timer x Repetition update
TxREPU : Boolean := False;
-- Timerx reset update
TxRSTU : Boolean := False;
-- unspecified
Reserved_19_19 : HAL.Bit := 16#0#;
-- TBU
TBU : Boolean := False;
-- TCU
TCU : Boolean := False;
-- TDU
TDU : Boolean := False;
-- TEU
TEU : Boolean := False;
-- Master Timer update
MSTU : Boolean := False;
-- AC Synchronization
DACSYNC : TIMECR_DACSYNC_Field := 16#0#;
-- Preload enable
PREEN : Boolean := False;
-- Update Gating
UPDGAT : TIMECR_UPDGAT_Field := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMECR_Register use record
CKPSCx at 0 range 0 .. 2;
CONT at 0 range 3 .. 3;
RETRIG at 0 range 4 .. 4;
HALF at 0 range 5 .. 5;
PSHPLL at 0 range 6 .. 6;
Reserved_7_9 at 0 range 7 .. 9;
SYNCRSTx at 0 range 10 .. 10;
SYNCSTRTx at 0 range 11 .. 11;
DELCMP at 0 range 12 .. 15;
Reserved_16_16 at 0 range 16 .. 16;
TxREPU at 0 range 17 .. 17;
TxRSTU at 0 range 18 .. 18;
Reserved_19_19 at 0 range 19 .. 19;
TBU at 0 range 20 .. 20;
TCU at 0 range 21 .. 21;
TDU at 0 range 22 .. 22;
TEU at 0 range 23 .. 23;
MSTU at 0 range 24 .. 24;
DACSYNC at 0 range 25 .. 26;
PREEN at 0 range 27 .. 27;
UPDGAT at 0 range 28 .. 31;
end record;
-- TIMEISR_CMP array
type TIMEISR_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for TIMEISR_CMP
type TIMEISR_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : TIMEISR_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for TIMEISR_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- TIMEISR_CPT array
type TIMEISR_CPT_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for TIMEISR_CPT
type TIMEISR_CPT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CPT as a value
Val : HAL.UInt2;
when True =>
-- CPT as an array
Arr : TIMEISR_CPT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for TIMEISR_CPT_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- Timerx Interrupt Status Register
type TIMEISR_Register is record
-- Read-only. Compare 1 Interrupt Flag
CMP : TIMEISR_CMP_Field;
-- Read-only. Repetition Interrupt Flag
REP : Boolean;
-- unspecified
Reserved_5_5 : HAL.Bit;
-- Read-only. Update Interrupt Flag
UPD : Boolean;
-- Read-only. Capture1 Interrupt Flag
CPT : TIMEISR_CPT_Field;
-- Read-only. Output 1 Set Interrupt Flag
SETx1 : Boolean;
-- Read-only. Output 1 Reset Interrupt Flag
RSTx1 : Boolean;
-- Read-only. Output 2 Set Interrupt Flag
SETx2 : Boolean;
-- Read-only. Output 2 Reset Interrupt Flag
RSTx2 : Boolean;
-- Read-only. Reset Interrupt Flag
RST : Boolean;
-- Read-only. Delayed Protection Flag
DLYPRT : Boolean;
-- unspecified
Reserved_15_15 : HAL.Bit;
-- Read-only. Current Push Pull Status
CPPSTAT : Boolean;
-- Read-only. Idle Push Pull Status
IPPSTAT : Boolean;
-- Read-only. Output 1 State
O1STAT : Boolean;
-- Read-only. Output 2 State
O2STAT : Boolean;
-- unspecified
Reserved_20_31 : HAL.UInt12;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMEISR_Register use record
CMP at 0 range 0 .. 3;
REP at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPD at 0 range 6 .. 6;
CPT at 0 range 7 .. 8;
SETx1 at 0 range 9 .. 9;
RSTx1 at 0 range 10 .. 10;
SETx2 at 0 range 11 .. 11;
RSTx2 at 0 range 12 .. 12;
RST at 0 range 13 .. 13;
DLYPRT at 0 range 14 .. 14;
Reserved_15_15 at 0 range 15 .. 15;
CPPSTAT at 0 range 16 .. 16;
IPPSTAT at 0 range 17 .. 17;
O1STAT at 0 range 18 .. 18;
O2STAT at 0 range 19 .. 19;
Reserved_20_31 at 0 range 20 .. 31;
end record;
-- Timerx Interrupt Clear Register
type TIMEICR_Register is record
-- Write-only. Compare 1 Interrupt flag Clear
CMP1C : Boolean := False;
-- Write-only. Compare 2 Interrupt flag Clear
CMP2C : Boolean := False;
-- Write-only. Compare 3 Interrupt flag Clear
CMP3C : Boolean := False;
-- Write-only. Compare 4 Interrupt flag Clear
CMP4C : Boolean := False;
-- Write-only. Repetition Interrupt flag Clear
REPC : Boolean := False;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- Write-only. Update Interrupt flag Clear
UPDC : Boolean := False;
-- Write-only. Capture1 Interrupt flag Clear
CPT1C : Boolean := False;
-- Write-only. Capture2 Interrupt flag Clear
CPT2C : Boolean := False;
-- Write-only. Output 1 Set flag Clear
SET1xC : Boolean := False;
-- Write-only. Output 1 Reset flag Clear
RSTx1C : Boolean := False;
-- Write-only. Output 2 Set flag Clear
SET2xC : Boolean := False;
-- Write-only. Output 2 Reset flag Clear
RSTx2C : Boolean := False;
-- Write-only. Reset Interrupt flag Clear
RSTC : Boolean := False;
-- Write-only. Delayed Protection Flag Clear
DLYPRTC : Boolean := False;
-- unspecified
Reserved_15_31 : HAL.UInt17 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMEICR_Register use record
CMP1C at 0 range 0 .. 0;
CMP2C at 0 range 1 .. 1;
CMP3C at 0 range 2 .. 2;
CMP4C at 0 range 3 .. 3;
REPC at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPDC at 0 range 6 .. 6;
CPT1C at 0 range 7 .. 7;
CPT2C at 0 range 8 .. 8;
SET1xC at 0 range 9 .. 9;
RSTx1C at 0 range 10 .. 10;
SET2xC at 0 range 11 .. 11;
RSTx2C at 0 range 12 .. 12;
RSTC at 0 range 13 .. 13;
DLYPRTC at 0 range 14 .. 14;
Reserved_15_31 at 0 range 15 .. 31;
end record;
-- TIMxDIER
type TIMEDIER_Register is record
-- CMP1IE
CMP1IE : Boolean := False;
-- CMP2IE
CMP2IE : Boolean := False;
-- CMP3IE
CMP3IE : Boolean := False;
-- CMP4IE
CMP4IE : Boolean := False;
-- REPIE
REPIE : Boolean := False;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- UPDIE
UPDIE : Boolean := False;
-- CPT1IE
CPT1IE : Boolean := False;
-- CPT2IE
CPT2IE : Boolean := False;
-- SET1xIE
SET1xIE : Boolean := False;
-- RSTx1IE
RSTx1IE : Boolean := False;
-- SETx2IE
SETx2IE : Boolean := False;
-- RSTx2IE
RSTx2IE : Boolean := False;
-- RSTIE
RSTIE : Boolean := False;
-- DLYPRTIE
DLYPRTIE : Boolean := False;
-- unspecified
Reserved_15_15 : HAL.Bit := 16#0#;
-- CMP1DE
CMP1DE : Boolean := False;
-- CMP2DE
CMP2DE : Boolean := False;
-- CMP3DE
CMP3DE : Boolean := False;
-- CMP4DE
CMP4DE : Boolean := False;
-- REPDE
REPDE : Boolean := False;
-- unspecified
Reserved_21_21 : HAL.Bit := 16#0#;
-- UPDDE
UPDDE : Boolean := False;
-- CPT1DE
CPT1DE : Boolean := False;
-- CPT2DE
CPT2DE : Boolean := False;
-- SET1xDE
SET1xDE : Boolean := False;
-- RSTx1DE
RSTx1DE : Boolean := False;
-- SETx2DE
SETx2DE : Boolean := False;
-- RSTx2DE
RSTx2DE : Boolean := False;
-- RSTDE
RSTDE : Boolean := False;
-- DLYPRTDE
DLYPRTDE : Boolean := False;
-- unspecified
Reserved_31_31 : HAL.Bit := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for TIMEDIER_Register use record
CMP1IE at 0 range 0 .. 0;
CMP2IE at 0 range 1 .. 1;
CMP3IE at 0 range 2 .. 2;
CMP4IE at 0 range 3 .. 3;
REPIE at 0 range 4 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
UPDIE at 0 range 6 .. 6;
CPT1IE at 0 range 7 .. 7;
CPT2IE at 0 range 8 .. 8;
SET1xIE at 0 range 9 .. 9;
RSTx1IE at 0 range 10 .. 10;
SETx2IE at 0 range 11 .. 11;
RSTx2IE at 0 range 12 .. 12;
RSTIE at 0 range 13 .. 13;
DLYPRTIE at 0 range 14 .. 14;
Reserved_15_15 at 0 range 15 .. 15;
CMP1DE at 0 range 16 .. 16;
CMP2DE at 0 range 17 .. 17;
CMP3DE at 0 range 18 .. 18;
CMP4DE at 0 range 19 .. 19;
REPDE at 0 range 20 .. 20;
Reserved_21_21 at 0 range 21 .. 21;
UPDDE at 0 range 22 .. 22;
CPT1DE at 0 range 23 .. 23;
CPT2DE at 0 range 24 .. 24;
SET1xDE at 0 range 25 .. 25;
RSTx1DE at 0 range 26 .. 26;
SETx2DE at 0 range 27 .. 27;
RSTx2DE at 0 range 28 .. 28;
RSTDE at 0 range 29 .. 29;
DLYPRTDE at 0 range 30 .. 30;
Reserved_31_31 at 0 range 31 .. 31;
end record;
subtype CNTER_CNTx_Field is HAL.UInt16;
-- Timerx Counter Register
type CNTER_Register is record
-- Timerx Counter value
CNTx : CNTER_CNTx_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CNTER_Register use record
CNTx at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype PERER_PERx_Field is HAL.UInt16;
-- Timerx Period Register
type PERER_Register is record
-- Timerx Period value
PERx : PERER_PERx_Field := 16#FFFF#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for PERER_Register use record
PERx at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype REPER_REPx_Field is HAL.UInt8;
-- Timerx Repetition Register
type REPER_Register is record
-- Timerx Repetition counter value
REPx : REPER_REPx_Field := 16#0#;
-- unspecified
Reserved_8_31 : HAL.UInt24 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for REPER_Register use record
REPx at 0 range 0 .. 7;
Reserved_8_31 at 0 range 8 .. 31;
end record;
subtype CMP1ER_CMP1x_Field is HAL.UInt16;
-- Timerx Compare 1 Register
type CMP1ER_Register is record
-- Timerx Compare 1 value
CMP1x : CMP1ER_CMP1x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP1ER_Register use record
CMP1x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP1CER_CMP1x_Field is HAL.UInt16;
subtype CMP1CER_REPx_Field is HAL.UInt8;
-- Timerx Compare 1 Compound Register
type CMP1CER_Register is record
-- Timerx Compare 1 value
CMP1x : CMP1CER_CMP1x_Field := 16#0#;
-- Timerx Repetition value (aliased from HRTIM_REPx register)
REPx : CMP1CER_REPx_Field := 16#0#;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP1CER_Register use record
CMP1x at 0 range 0 .. 15;
REPx at 0 range 16 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
subtype CMP2ER_CMP2x_Field is HAL.UInt16;
-- Timerx Compare 2 Register
type CMP2ER_Register is record
-- Timerx Compare 2 value
CMP2x : CMP2ER_CMP2x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP2ER_Register use record
CMP2x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP3ER_CMP3x_Field is HAL.UInt16;
-- Timerx Compare 3 Register
type CMP3ER_Register is record
-- Timerx Compare 3 value
CMP3x : CMP3ER_CMP3x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP3ER_Register use record
CMP3x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CMP4ER_CMP4x_Field is HAL.UInt16;
-- Timerx Compare 4 Register
type CMP4ER_Register is record
-- Timerx Compare 4 value
CMP4x : CMP4ER_CMP4x_Field := 16#0#;
-- unspecified
Reserved_16_31 : HAL.UInt16 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CMP4ER_Register use record
CMP4x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CPT1ER_CPT1x_Field is HAL.UInt16;
-- Timerx Capture 1 Register
type CPT1ER_Register is record
-- Read-only. Timerx Capture 1 value
CPT1x : CPT1ER_CPT1x_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT1ER_Register use record
CPT1x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype CPT2ER_CPT2x_Field is HAL.UInt16;
-- Timerx Capture 2 Register
type CPT2ER_Register is record
-- Read-only. Timerx Capture 2 value
CPT2x : CPT2ER_CPT2x_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT2ER_Register use record
CPT2x at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype DTER_DTRx_Field is HAL.UInt9;
subtype DTER_DTPRSC_Field is HAL.UInt3;
subtype DTER_DTFx_Field is HAL.UInt9;
-- Timerx Deadtime Register
type DTER_Register is record
-- Deadtime Rising value
DTRx : DTER_DTRx_Field := 16#0#;
-- Sign Deadtime Rising value
SDTRx : Boolean := False;
-- Deadtime Prescaler
DTPRSC : DTER_DTPRSC_Field := 16#0#;
-- unspecified
Reserved_13_13 : HAL.Bit := 16#0#;
-- Deadtime Rising Sign Lock
DTRSLKx : Boolean := False;
-- Deadtime Rising Lock
DTRLKx : Boolean := False;
-- Deadtime Falling value
DTFx : DTER_DTFx_Field := 16#0#;
-- Sign Deadtime Falling value
SDTFx : Boolean := False;
-- unspecified
Reserved_26_29 : HAL.UInt4 := 16#0#;
-- Deadtime Falling Sign Lock
DTFSLKx : Boolean := False;
-- Deadtime Falling Lock
DTFLKx : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for DTER_Register use record
DTRx at 0 range 0 .. 8;
SDTRx at 0 range 9 .. 9;
DTPRSC at 0 range 10 .. 12;
Reserved_13_13 at 0 range 13 .. 13;
DTRSLKx at 0 range 14 .. 14;
DTRLKx at 0 range 15 .. 15;
DTFx at 0 range 16 .. 24;
SDTFx at 0 range 25 .. 25;
Reserved_26_29 at 0 range 26 .. 29;
DTFSLKx at 0 range 30 .. 30;
DTFLKx at 0 range 31 .. 31;
end record;
-- SETE1R_CMP array
type SETE1R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETE1R_CMP
type SETE1R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : SETE1R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETE1R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETE1R_MSTCMP array
type SETE1R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETE1R_MSTCMP
type SETE1R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : SETE1R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETE1R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETE1R_TIMEVNT array
type SETE1R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for SETE1R_TIMEVNT
type SETE1R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : SETE1R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for SETE1R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- SETE1R_EXTEVNT array
type SETE1R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for SETE1R_EXTEVNT
type SETE1R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : SETE1R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for SETE1R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output1 Set Register
type SETE1R_Register is record
-- Software Set trigger
SST : Boolean := False;
-- Timer A resynchronizaton
RESYNC : Boolean := False;
-- Timer A Period
PER : Boolean := False;
-- Timer A compare 1
CMP : SETE1R_CMP_Field := (As_Array => False, Val => 16#0#);
-- Master Period
MSTPER : Boolean := False;
-- Master Compare 1
MSTCMP : SETE1R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- Timer Event 1
TIMEVNT : SETE1R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- External Event 1
EXTEVNT : SETE1R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- Registers update (transfer preload to active)
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for SETE1R_Register use record
SST at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- RSTE1R_CMP array
type RSTE1R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTE1R_CMP
type RSTE1R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : RSTE1R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTE1R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTE1R_MSTCMP array
type RSTE1R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTE1R_MSTCMP
type RSTE1R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTE1R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTE1R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTE1R_TIMEVNT array
type RSTE1R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for RSTE1R_TIMEVNT
type RSTE1R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : RSTE1R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for RSTE1R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- RSTE1R_EXTEVNT array
type RSTE1R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTE1R_EXTEVNT
type RSTE1R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTE1R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTE1R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output1 Reset Register
type RSTE1R_Register is record
-- SRT
SRT : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : RSTE1R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : RSTE1R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : RSTE1R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : RSTE1R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTE1R_Register use record
SRT at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- SETE2R_CMP array
type SETE2R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETE2R_CMP
type SETE2R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : SETE2R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETE2R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETE2R_MSTCMP array
type SETE2R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for SETE2R_MSTCMP
type SETE2R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : SETE2R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for SETE2R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- SETE2R_TIMEVNT array
type SETE2R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for SETE2R_TIMEVNT
type SETE2R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : SETE2R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for SETE2R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- SETE2R_EXTEVNT array
type SETE2R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for SETE2R_EXTEVNT
type SETE2R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : SETE2R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for SETE2R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output2 Set Register
type SETE2R_Register is record
-- SST
SST : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : SETE2R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : SETE2R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : SETE2R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : SETE2R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for SETE2R_Register use record
SST at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
-- RSTE2R_CMP array
type RSTE2R_CMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTE2R_CMP
type RSTE2R_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt4;
when True =>
-- CMP as an array
Arr : RSTE2R_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTE2R_CMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTE2R_MSTCMP array
type RSTE2R_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTE2R_MSTCMP
type RSTE2R_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTE2R_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTE2R_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTE2R_TIMEVNT array
type RSTE2R_TIMEVNT_Field_Array is array (1 .. 9) of Boolean
with Component_Size => 1, Size => 9;
-- Type definition for RSTE2R_TIMEVNT
type RSTE2R_TIMEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMEVNT as a value
Val : HAL.UInt9;
when True =>
-- TIMEVNT as an array
Arr : RSTE2R_TIMEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 9;
for RSTE2R_TIMEVNT_Field use record
Val at 0 range 0 .. 8;
Arr at 0 range 0 .. 8;
end record;
-- RSTE2R_EXTEVNT array
type RSTE2R_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTE2R_EXTEVNT
type RSTE2R_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTE2R_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTE2R_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- Timerx Output2 Reset Register
type RSTE2R_Register is record
-- SRT
SRT : Boolean := False;
-- RESYNC
RESYNC : Boolean := False;
-- PER
PER : Boolean := False;
-- CMP1
CMP : RSTE2R_CMP_Field := (As_Array => False, Val => 16#0#);
-- MSTPER
MSTPER : Boolean := False;
-- MSTCMP1
MSTCMP : RSTE2R_MSTCMP_Field := (As_Array => False, Val => 16#0#);
-- TIMEVNT1
TIMEVNT : RSTE2R_TIMEVNT_Field := (As_Array => False, Val => 16#0#);
-- EXTEVNT1
EXTEVNT : RSTE2R_EXTEVNT_Field := (As_Array => False, Val => 16#0#);
-- UPDATE
UPDATE : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTE2R_Register use record
SRT at 0 range 0 .. 0;
RESYNC at 0 range 1 .. 1;
PER at 0 range 2 .. 2;
CMP at 0 range 3 .. 6;
MSTPER at 0 range 7 .. 7;
MSTCMP at 0 range 8 .. 11;
TIMEVNT at 0 range 12 .. 20;
EXTEVNT at 0 range 21 .. 30;
UPDATE at 0 range 31 .. 31;
end record;
subtype EEFER1_EE1FLTR_Field is HAL.UInt4;
subtype EEFER1_EE2FLTR_Field is HAL.UInt4;
subtype EEFER1_EE3FLTR_Field is HAL.UInt4;
subtype EEFER1_EE4FLTR_Field is HAL.UInt4;
subtype EEFER1_EE5FLTR_Field is HAL.UInt4;
-- Timerx External Event Filtering Register 1
type EEFER1_Register is record
-- External Event 1 latch
EE1LTCH : Boolean := False;
-- External Event 1 filter
EE1FLTR : EEFER1_EE1FLTR_Field := 16#0#;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- External Event 2 latch
EE2LTCH : Boolean := False;
-- External Event 2 filter
EE2FLTR : EEFER1_EE2FLTR_Field := 16#0#;
-- unspecified
Reserved_11_11 : HAL.Bit := 16#0#;
-- External Event 3 latch
EE3LTCH : Boolean := False;
-- External Event 3 filter
EE3FLTR : EEFER1_EE3FLTR_Field := 16#0#;
-- unspecified
Reserved_17_17 : HAL.Bit := 16#0#;
-- External Event 4 latch
EE4LTCH : Boolean := False;
-- External Event 4 filter
EE4FLTR : EEFER1_EE4FLTR_Field := 16#0#;
-- unspecified
Reserved_23_23 : HAL.Bit := 16#0#;
-- External Event 5 latch
EE5LTCH : Boolean := False;
-- External Event 5 filter
EE5FLTR : EEFER1_EE5FLTR_Field := 16#0#;
-- unspecified
Reserved_29_31 : HAL.UInt3 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EEFER1_Register use record
EE1LTCH at 0 range 0 .. 0;
EE1FLTR at 0 range 1 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
EE2LTCH at 0 range 6 .. 6;
EE2FLTR at 0 range 7 .. 10;
Reserved_11_11 at 0 range 11 .. 11;
EE3LTCH at 0 range 12 .. 12;
EE3FLTR at 0 range 13 .. 16;
Reserved_17_17 at 0 range 17 .. 17;
EE4LTCH at 0 range 18 .. 18;
EE4FLTR at 0 range 19 .. 22;
Reserved_23_23 at 0 range 23 .. 23;
EE5LTCH at 0 range 24 .. 24;
EE5FLTR at 0 range 25 .. 28;
Reserved_29_31 at 0 range 29 .. 31;
end record;
subtype EEFER2_EE6FLTR_Field is HAL.UInt4;
subtype EEFER2_EE7FLTR_Field is HAL.UInt4;
subtype EEFER2_EE8FLTR_Field is HAL.UInt4;
subtype EEFER2_EE9FLTR_Field is HAL.UInt4;
subtype EEFER2_EE10FLTR_Field is HAL.UInt4;
-- Timerx External Event Filtering Register 2
type EEFER2_Register is record
-- External Event 6 latch
EE6LTCH : Boolean := False;
-- External Event 6 filter
EE6FLTR : EEFER2_EE6FLTR_Field := 16#0#;
-- unspecified
Reserved_5_5 : HAL.Bit := 16#0#;
-- External Event 7 latch
EE7LTCH : Boolean := False;
-- External Event 7 filter
EE7FLTR : EEFER2_EE7FLTR_Field := 16#0#;
-- unspecified
Reserved_11_11 : HAL.Bit := 16#0#;
-- External Event 8 latch
EE8LTCH : Boolean := False;
-- External Event 8 filter
EE8FLTR : EEFER2_EE8FLTR_Field := 16#0#;
-- unspecified
Reserved_17_17 : HAL.Bit := 16#0#;
-- External Event 9 latch
EE9LTCH : Boolean := False;
-- External Event 9 filter
EE9FLTR : EEFER2_EE9FLTR_Field := 16#0#;
-- unspecified
Reserved_23_23 : HAL.Bit := 16#0#;
-- External Event 10 latch
EE10LTCH : Boolean := False;
-- External Event 10 filter
EE10FLTR : EEFER2_EE10FLTR_Field := 16#0#;
-- unspecified
Reserved_29_31 : HAL.UInt3 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for EEFER2_Register use record
EE6LTCH at 0 range 0 .. 0;
EE6FLTR at 0 range 1 .. 4;
Reserved_5_5 at 0 range 5 .. 5;
EE7LTCH at 0 range 6 .. 6;
EE7FLTR at 0 range 7 .. 10;
Reserved_11_11 at 0 range 11 .. 11;
EE8LTCH at 0 range 12 .. 12;
EE8FLTR at 0 range 13 .. 16;
Reserved_17_17 at 0 range 17 .. 17;
EE9LTCH at 0 range 18 .. 18;
EE9FLTR at 0 range 19 .. 22;
Reserved_23_23 at 0 range 23 .. 23;
EE10LTCH at 0 range 24 .. 24;
EE10FLTR at 0 range 25 .. 28;
Reserved_29_31 at 0 range 29 .. 31;
end record;
-- RSTER_CMP array
type RSTER_CMP_Field_Array is array (2 .. 3) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for RSTER_CMP
type RSTER_CMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- CMP as a value
Val : HAL.UInt2;
when True =>
-- CMP as an array
Arr : RSTER_CMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for RSTER_CMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- RSTER_MSTCMP array
type RSTER_MSTCMP_Field_Array is array (1 .. 4) of Boolean
with Component_Size => 1, Size => 4;
-- Type definition for RSTER_MSTCMP
type RSTER_MSTCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- MSTCMP as a value
Val : HAL.UInt4;
when True =>
-- MSTCMP as an array
Arr : RSTER_MSTCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 4;
for RSTER_MSTCMP_Field use record
Val at 0 range 0 .. 3;
Arr at 0 range 0 .. 3;
end record;
-- RSTER_EXTEVNT array
type RSTER_EXTEVNT_Field_Array is array (1 .. 10) of Boolean
with Component_Size => 1, Size => 10;
-- Type definition for RSTER_EXTEVNT
type RSTER_EXTEVNT_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- EXTEVNT as a value
Val : HAL.UInt10;
when True =>
-- EXTEVNT as an array
Arr : RSTER_EXTEVNT_Field_Array;
end case;
end record
with Unchecked_Union, Size => 10;
for RSTER_EXTEVNT_Field use record
Val at 0 range 0 .. 9;
Arr at 0 range 0 .. 9;
end record;
-- RSTER_TIMACMP array
type RSTER_TIMACMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTER_TIMACMP
type RSTER_TIMACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMACMP as a value
Val : HAL.UInt3;
when True =>
-- TIMACMP as an array
Arr : RSTER_TIMACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTER_TIMACMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTER_TIMBCMP array
type RSTER_TIMBCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTER_TIMBCMP
type RSTER_TIMBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMBCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMBCMP as an array
Arr : RSTER_TIMBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTER_TIMBCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTER_TIMCCMP array
type RSTER_TIMCCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTER_TIMCCMP
type RSTER_TIMCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMCCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMCCMP as an array
Arr : RSTER_TIMCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTER_TIMCCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- RSTER_TIMDCMP array
type RSTER_TIMDCMP_Field_Array is array (1 .. 3) of Boolean
with Component_Size => 1, Size => 3;
-- Type definition for RSTER_TIMDCMP
type RSTER_TIMDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TIMDCMP as a value
Val : HAL.UInt3;
when True =>
-- TIMDCMP as an array
Arr : RSTER_TIMDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 3;
for RSTER_TIMDCMP_Field use record
Val at 0 range 0 .. 2;
Arr at 0 range 0 .. 2;
end record;
-- TimerA Reset Register
type RSTER_Register is record
-- unspecified
Reserved_0_0 : HAL.Bit := 16#0#;
-- Timer A Update reset
UPDT : Boolean := False;
-- Timer A compare 2 reset
CMP : RSTER_CMP_Field := (As_Array => False, Val => 16#0#);
-- Master timer Period
MSTPER : Boolean := False;
-- Master compare 1
MSTCMP : RSTER_MSTCMP_Field :=
(As_Array => False, Val => 16#0#);
-- External Event 1
EXTEVNT : RSTER_EXTEVNT_Field :=
(As_Array => False, Val => 16#0#);
-- Timer A Compare 1
TIMACMP : RSTER_TIMACMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer B Compare 1
TIMBCMP : RSTER_TIMBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer C Compare 1
TIMCCMP : RSTER_TIMCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer D Compare 1
TIMDCMP : RSTER_TIMDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_31_31 : HAL.Bit := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for RSTER_Register use record
Reserved_0_0 at 0 range 0 .. 0;
UPDT at 0 range 1 .. 1;
CMP at 0 range 2 .. 3;
MSTPER at 0 range 4 .. 4;
MSTCMP at 0 range 5 .. 8;
EXTEVNT at 0 range 9 .. 18;
TIMACMP at 0 range 19 .. 21;
TIMBCMP at 0 range 22 .. 24;
TIMCCMP at 0 range 25 .. 27;
TIMDCMP at 0 range 28 .. 30;
Reserved_31_31 at 0 range 31 .. 31;
end record;
subtype CHPER_CHPFRQ_Field is HAL.UInt4;
subtype CHPER_CHPDTY_Field is HAL.UInt3;
subtype CHPER_STRTPW_Field is HAL.UInt4;
-- Timerx Chopper Register
type CHPER_Register is record
-- Timerx carrier frequency value
CHPFRQ : CHPER_CHPFRQ_Field := 16#0#;
-- Timerx chopper duty cycle value
CHPDTY : CHPER_CHPDTY_Field := 16#0#;
-- STRTPW
STRTPW : CHPER_STRTPW_Field := 16#0#;
-- unspecified
Reserved_11_31 : HAL.UInt21 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CHPER_Register use record
CHPFRQ at 0 range 0 .. 3;
CHPDTY at 0 range 4 .. 6;
STRTPW at 0 range 7 .. 10;
Reserved_11_31 at 0 range 11 .. 31;
end record;
-- CPT1ECR_TACMP array
type CPT1ECR_TACMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1ECR_TACMP
type CPT1ECR_TACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TACMP as a value
Val : HAL.UInt2;
when True =>
-- TACMP as an array
Arr : CPT1ECR_TACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1ECR_TACMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1ECR_TBCMP array
type CPT1ECR_TBCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1ECR_TBCMP
type CPT1ECR_TBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TBCMP as a value
Val : HAL.UInt2;
when True =>
-- TBCMP as an array
Arr : CPT1ECR_TBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1ECR_TBCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1ECR_TCCMP array
type CPT1ECR_TCCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1ECR_TCCMP
type CPT1ECR_TCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TCCMP as a value
Val : HAL.UInt2;
when True =>
-- TCCMP as an array
Arr : CPT1ECR_TCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1ECR_TCCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT1ECR_TDCMP array
type CPT1ECR_TDCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT1ECR_TDCMP
type CPT1ECR_TDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TDCMP as a value
Val : HAL.UInt2;
when True =>
-- TDCMP as an array
Arr : CPT1ECR_TDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT1ECR_TDCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- Timerx Capture 2 Control Register
type CPT1ECR_Register is record
-- Software Capture
SWCPT : Boolean := False;
-- Update Capture
UDPCPT : Boolean := False;
-- External Event 1 Capture
EXEV1CPT : Boolean := False;
-- External Event 2 Capture
EXEV2CPT : Boolean := False;
-- External Event 3 Capture
EXEV3CPT : Boolean := False;
-- External Event 4 Capture
EXEV4CPT : Boolean := False;
-- External Event 5 Capture
EXEV5CPT : Boolean := False;
-- External Event 6 Capture
EXEV6CPT : Boolean := False;
-- External Event 7 Capture
EXEV7CPT : Boolean := False;
-- External Event 8 Capture
EXEV8CPT : Boolean := False;
-- External Event 9 Capture
EXEV9CPT : Boolean := False;
-- External Event 10 Capture
EXEV10CPT : Boolean := False;
-- Timer A output 1 Set
TA1SET : Boolean := False;
-- Timer A output 1 Reset
TA1RST : Boolean := False;
-- Timer A Compare 1
TACMP : CPT1ECR_TACMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer B output 1 Set
TB1SET : Boolean := False;
-- Timer B output 1 Reset
TB1RST : Boolean := False;
-- Timer B Compare 1
TBCMP : CPT1ECR_TBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer C output 1 Set
TC1SET : Boolean := False;
-- Timer C output 1 Reset
TC1RST : Boolean := False;
-- Timer C Compare 1
TCCMP : CPT1ECR_TCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer D output 1 Set
TD1SET : Boolean := False;
-- Timer D output 1 Reset
TD1RST : Boolean := False;
-- Timer D Compare 1
TDCMP : CPT1ECR_TDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_28_31 : HAL.UInt4 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT1ECR_Register use record
SWCPT at 0 range 0 .. 0;
UDPCPT at 0 range 1 .. 1;
EXEV1CPT at 0 range 2 .. 2;
EXEV2CPT at 0 range 3 .. 3;
EXEV3CPT at 0 range 4 .. 4;
EXEV4CPT at 0 range 5 .. 5;
EXEV5CPT at 0 range 6 .. 6;
EXEV6CPT at 0 range 7 .. 7;
EXEV7CPT at 0 range 8 .. 8;
EXEV8CPT at 0 range 9 .. 9;
EXEV9CPT at 0 range 10 .. 10;
EXEV10CPT at 0 range 11 .. 11;
TA1SET at 0 range 12 .. 12;
TA1RST at 0 range 13 .. 13;
TACMP at 0 range 14 .. 15;
TB1SET at 0 range 16 .. 16;
TB1RST at 0 range 17 .. 17;
TBCMP at 0 range 18 .. 19;
TC1SET at 0 range 20 .. 20;
TC1RST at 0 range 21 .. 21;
TCCMP at 0 range 22 .. 23;
TD1SET at 0 range 24 .. 24;
TD1RST at 0 range 25 .. 25;
TDCMP at 0 range 26 .. 27;
Reserved_28_31 at 0 range 28 .. 31;
end record;
-- CPT2ECR_TACMP array
type CPT2ECR_TACMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2ECR_TACMP
type CPT2ECR_TACMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TACMP as a value
Val : HAL.UInt2;
when True =>
-- TACMP as an array
Arr : CPT2ECR_TACMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2ECR_TACMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2ECR_TBCMP array
type CPT2ECR_TBCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2ECR_TBCMP
type CPT2ECR_TBCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TBCMP as a value
Val : HAL.UInt2;
when True =>
-- TBCMP as an array
Arr : CPT2ECR_TBCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2ECR_TBCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2ECR_TCCMP array
type CPT2ECR_TCCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2ECR_TCCMP
type CPT2ECR_TCCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TCCMP as a value
Val : HAL.UInt2;
when True =>
-- TCCMP as an array
Arr : CPT2ECR_TCCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2ECR_TCCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2ECR_TDCMP array
type CPT2ECR_TDCMP_Field_Array is array (1 .. 2) of Boolean
with Component_Size => 1, Size => 2;
-- Type definition for CPT2ECR_TDCMP
type CPT2ECR_TDCMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- TDCMP as a value
Val : HAL.UInt2;
when True =>
-- TDCMP as an array
Arr : CPT2ECR_TDCMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 2;
for CPT2ECR_TDCMP_Field use record
Val at 0 range 0 .. 1;
Arr at 0 range 0 .. 1;
end record;
-- CPT2xCR
type CPT2ECR_Register is record
-- Software Capture
SWCPT : Boolean := False;
-- Update Capture
UDPCPT : Boolean := False;
-- External Event 1 Capture
EXEV1CPT : Boolean := False;
-- External Event 2 Capture
EXEV2CPT : Boolean := False;
-- External Event 3 Capture
EXEV3CPT : Boolean := False;
-- External Event 4 Capture
EXEV4CPT : Boolean := False;
-- External Event 5 Capture
EXEV5CPT : Boolean := False;
-- External Event 6 Capture
EXEV6CPT : Boolean := False;
-- External Event 7 Capture
EXEV7CPT : Boolean := False;
-- External Event 8 Capture
EXEV8CPT : Boolean := False;
-- External Event 9 Capture
EXEV9CPT : Boolean := False;
-- External Event 10 Capture
EXEV10CPT : Boolean := False;
-- Timer A output 1 Set
TA1SET : Boolean := False;
-- Timer A output 1 Reset
TA1RST : Boolean := False;
-- Timer A Compare 1
TACMP : CPT2ECR_TACMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer B output 1 Set
TB1SET : Boolean := False;
-- Timer B output 1 Reset
TB1RST : Boolean := False;
-- Timer B Compare 1
TBCMP : CPT2ECR_TBCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer C output 1 Set
TC1SET : Boolean := False;
-- Timer C output 1 Reset
TC1RST : Boolean := False;
-- Timer C Compare 1
TCCMP : CPT2ECR_TCCMP_Field :=
(As_Array => False, Val => 16#0#);
-- Timer D output 1 Set
TD1SET : Boolean := False;
-- Timer D output 1 Reset
TD1RST : Boolean := False;
-- Timer D Compare 1
TDCMP : CPT2ECR_TDCMP_Field :=
(As_Array => False, Val => 16#0#);
-- unspecified
Reserved_28_31 : HAL.UInt4 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for CPT2ECR_Register use record
SWCPT at 0 range 0 .. 0;
UDPCPT at 0 range 1 .. 1;
EXEV1CPT at 0 range 2 .. 2;
EXEV2CPT at 0 range 3 .. 3;
EXEV3CPT at 0 range 4 .. 4;
EXEV4CPT at 0 range 5 .. 5;
EXEV5CPT at 0 range 6 .. 6;
EXEV6CPT at 0 range 7 .. 7;
EXEV7CPT at 0 range 8 .. 8;
EXEV8CPT at 0 range 9 .. 9;
EXEV9CPT at 0 range 10 .. 10;
EXEV10CPT at 0 range 11 .. 11;
TA1SET at 0 range 12 .. 12;
TA1RST at 0 range 13 .. 13;
TACMP at 0 range 14 .. 15;
TB1SET at 0 range 16 .. 16;
TB1RST at 0 range 17 .. 17;
TBCMP at 0 range 18 .. 19;
TC1SET at 0 range 20 .. 20;
TC1RST at 0 range 21 .. 21;
TCCMP at 0 range 22 .. 23;
TD1SET at 0 range 24 .. 24;
TD1RST at 0 range 25 .. 25;
TDCMP at 0 range 26 .. 27;
Reserved_28_31 at 0 range 28 .. 31;
end record;
subtype OUTER_FAULT1_Field is HAL.UInt2;
subtype OUTER_DLYPRT_Field is HAL.UInt3;
subtype OUTER_FAULT2_Field is HAL.UInt2;
-- Timerx Output Register
type OUTER_Register is record
-- unspecified
Reserved_0_0 : HAL.Bit := 16#0#;
-- Output 1 polarity
POL1 : Boolean := False;
-- Output 1 Idle mode
IDLEM1 : Boolean := False;
-- Output 1 Idle State
IDLES1 : Boolean := False;
-- Output 1 Fault state
FAULT1 : OUTER_FAULT1_Field := 16#0#;
-- Output 1 Chopper enable
CHP1 : Boolean := False;
-- Output 1 Deadtime upon burst mode Idle entry
DIDL1 : Boolean := False;
-- Deadtime enable
DTEN : Boolean := False;
-- Delayed Protection Enable
DLYPRTEN : Boolean := False;
-- Delayed Protection
DLYPRT : OUTER_DLYPRT_Field := 16#0#;
-- unspecified
Reserved_13_16 : HAL.UInt4 := 16#0#;
-- Output 2 polarity
POL2 : Boolean := False;
-- Output 2 Idle mode
IDLEM2 : Boolean := False;
-- Output 2 Idle State
IDLES2 : Boolean := False;
-- Output 2 Fault state
FAULT2 : OUTER_FAULT2_Field := 16#0#;
-- Output 2 Chopper enable
CHP2 : Boolean := False;
-- Output 2 Deadtime upon burst mode Idle entry
DIDL2 : Boolean := False;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for OUTER_Register use record
Reserved_0_0 at 0 range 0 .. 0;
POL1 at 0 range 1 .. 1;
IDLEM1 at 0 range 2 .. 2;
IDLES1 at 0 range 3 .. 3;
FAULT1 at 0 range 4 .. 5;
CHP1 at 0 range 6 .. 6;
DIDL1 at 0 range 7 .. 7;
DTEN at 0 range 8 .. 8;
DLYPRTEN at 0 range 9 .. 9;
DLYPRT at 0 range 10 .. 12;
Reserved_13_16 at 0 range 13 .. 16;
POL2 at 0 range 17 .. 17;
IDLEM2 at 0 range 18 .. 18;
IDLES2 at 0 range 19 .. 19;
FAULT2 at 0 range 20 .. 21;
CHP2 at 0 range 22 .. 22;
DIDL2 at 0 range 23 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
-- Timerx Fault Register
type FLTER_Register is record
-- Fault 1 enable
FLT1EN : Boolean := False;
-- Fault 2 enable
FLT2EN : Boolean := False;
-- Fault 3 enable
FLT3EN : Boolean := False;
-- Fault 4 enable
FLT4EN : Boolean := False;
-- Fault 5 enable
FLT5EN : Boolean := False;
-- unspecified
Reserved_5_30 : HAL.UInt26 := 16#0#;
-- Fault sources Lock
FLTLCK : Boolean := False;
end record
with Volatile_Full_Access, Object_Size => 32,
Bit_Order => System.Low_Order_First;
for FLTER_Register use record
FLT1EN at 0 range 0 .. 0;
FLT2EN at 0 range 1 .. 1;
FLT3EN at 0 range 2 .. 2;
FLT4EN at 0 range 3 .. 3;
FLT5EN at 0 range 4 .. 4;
Reserved_5_30 at 0 range 5 .. 30;
FLTLCK at 0 range 31 .. 31;
end record;
-----------------
-- Peripherals --
-----------------
-- High Resolution Timer: Common functions
type HRTIM_Common_Peripheral is record
-- Control Register 1
CR1 : aliased CR1_Register;
-- Control Register 2
CR2 : aliased CR2_Register;
-- Interrupt Status Register
ISR : aliased ISR_Register;
-- Interrupt Clear Register
ICR : aliased ICR_Register;
-- Interrupt Enable Register
IER : aliased IER_Register;
-- Output Enable Register
OENR : aliased OENR_Register;
-- ODISR
ODISR : aliased ODISR_Register;
-- Output Disable Status Register
ODSR : aliased ODSR_Register;
-- Burst Mode Control Register
BMCR : aliased BMCR_Register;
-- BMTRG
BMTRG : aliased BMTRG_Register;
-- BMCMPR
BMCMPR : aliased BMCMPR_Register;
-- Burst Mode Period Register
BMPER : aliased BMPER_Register;
-- Timer External Event Control Register 1
EECR1 : aliased EECR1_Register;
-- Timer External Event Control Register 2
EECR2 : aliased EECR2_Register;
-- Timer External Event Control Register 3
EECR3 : aliased EECR3_Register;
-- ADC Trigger 1 Register
ADC1R : aliased ADC1R_Register;
-- ADC Trigger 2 Register
ADC2R : aliased ADC2R_Register;
-- ADC Trigger 3 Register
ADC3R : aliased ADC3R_Register;
-- ADC Trigger 4 Register
ADC4R : aliased ADC4R_Register;
-- DLL Control Register
DLLCR : aliased DLLCR_Register;
-- HRTIM Fault Input Register 1
FLTINR1 : aliased FLTINR1_Register;
-- HRTIM Fault Input Register 2
FLTINR2 : aliased FLTINR2_Register;
-- BDMUPDR
BDMUPDR : aliased BDMUPDR_Register;
-- Burst DMA Timerx update Register
BDTxUPR : aliased BDTxUPR_Register;
-- Burst DMA Data Register
BDMADR : aliased HAL.UInt32;
end record
with Volatile;
for HRTIM_Common_Peripheral use record
CR1 at 16#0# range 0 .. 31;
CR2 at 16#4# range 0 .. 31;
ISR at 16#8# range 0 .. 31;
ICR at 16#C# range 0 .. 31;
IER at 16#10# range 0 .. 31;
OENR at 16#14# range 0 .. 31;
ODISR at 16#18# range 0 .. 31;
ODSR at 16#1C# range 0 .. 31;
BMCR at 16#20# range 0 .. 31;
BMTRG at 16#24# range 0 .. 31;
BMCMPR at 16#28# range 0 .. 31;
BMPER at 16#2C# range 0 .. 31;
EECR1 at 16#30# range 0 .. 31;
EECR2 at 16#34# range 0 .. 31;
EECR3 at 16#38# range 0 .. 31;
ADC1R at 16#3C# range 0 .. 31;
ADC2R at 16#40# range 0 .. 31;
ADC3R at 16#44# range 0 .. 31;
ADC4R at 16#48# range 0 .. 31;
DLLCR at 16#4C# range 0 .. 31;
FLTINR1 at 16#50# range 0 .. 31;
FLTINR2 at 16#54# range 0 .. 31;
BDMUPDR at 16#58# range 0 .. 31;
BDTxUPR at 16#5C# range 0 .. 31;
BDMADR at 16#60# range 0 .. 31;
end record;
-- High Resolution Timer: Common functions
HRTIM_Common_Periph : aliased HRTIM_Common_Peripheral
with Import, Address => HRTIM_Common_Base;
-- High Resolution Timer: Master Timers
type HRTIM_Master_Peripheral is record
-- Master Timer Control Register
MCR : aliased MCR_Register;
-- Master Timer Interrupt Status Register
MISR : aliased MISR_Register;
-- Master Timer Interrupt Clear Register
MICR : aliased MICR_Register;
-- MDIER
MDIER : aliased MDIER_Register;
-- Master Timer Counter Register
MCNTR : aliased MCNTR_Register;
-- Master Timer Period Register
MPER : aliased MPER_Register;
-- Master Timer Repetition Register
MREP : aliased MREP_Register;
-- Master Timer Compare 1 Register
MCMP1R : aliased MCMP1R_Register;
-- Master Timer Compare 2 Register
MCMP2R : aliased MCMP2R_Register;
-- Master Timer Compare 3 Register
MCMP3R : aliased MCMP3R_Register;
-- Master Timer Compare 4 Register
MCMP4R : aliased MCMP4R_Register;
end record
with Volatile;
for HRTIM_Master_Peripheral use record
MCR at 16#0# range 0 .. 31;
MISR at 16#4# range 0 .. 31;
MICR at 16#8# range 0 .. 31;
MDIER at 16#C# range 0 .. 31;
MCNTR at 16#10# range 0 .. 31;
MPER at 16#14# range 0 .. 31;
MREP at 16#18# range 0 .. 31;
MCMP1R at 16#1C# range 0 .. 31;
MCMP2R at 16#24# range 0 .. 31;
MCMP3R at 16#28# range 0 .. 31;
MCMP4R at 16#2C# range 0 .. 31;
end record;
-- High Resolution Timer: Master Timers
HRTIM_Master_Periph : aliased HRTIM_Master_Peripheral
with Import, Address => HRTIM_Master_Base;
-- High Resolution Timer: TIMA
type HRTIM_TIMA_Peripheral is record
-- Timerx Control Register
TIMACR : aliased TIMACR_Register;
-- Timerx Interrupt Status Register
TIMAISR : aliased TIMAISR_Register;
-- Timerx Interrupt Clear Register
TIMAICR : aliased TIMAICR_Register;
-- TIMxDIER
TIMADIER : aliased TIMADIER_Register;
-- Timerx Counter Register
CNTAR : aliased CNTAR_Register;
-- Timerx Period Register
PERAR : aliased PERAR_Register;
-- Timerx Repetition Register
REPAR : aliased REPAR_Register;
-- Timerx Compare 1 Register
CMP1AR : aliased CMP1AR_Register;
-- Timerx Compare 1 Compound Register
CMP1CAR : aliased CMP1CAR_Register;
-- Timerx Compare 2 Register
CMP2AR : aliased CMP2AR_Register;
-- Timerx Compare 3 Register
CMP3AR : aliased CMP3AR_Register;
-- Timerx Compare 4 Register
CMP4AR : aliased CMP4AR_Register;
-- Timerx Capture 1 Register
CPT1AR : aliased CPT1AR_Register;
-- Timerx Capture 2 Register
CPT2AR : aliased CPT2AR_Register;
-- Timerx Deadtime Register
DTAR : aliased DTAR_Register;
-- Timerx Output1 Set Register
SETA1R : aliased SETA1R_Register;
-- Timerx Output1 Reset Register
RSTA1R : aliased RSTA1R_Register;
-- Timerx Output2 Set Register
SETA2R : aliased SETA2R_Register;
-- Timerx Output2 Reset Register
RSTA2R : aliased RSTA2R_Register;
-- Timerx External Event Filtering Register 1
EEFAR1 : aliased EEFAR1_Register;
-- Timerx External Event Filtering Register 2
EEFAR2 : aliased EEFAR2_Register;
-- TimerA Reset Register
RSTAR : aliased RSTAR_Register;
-- Timerx Chopper Register
CHPAR : aliased CHPAR_Register;
-- Timerx Capture 2 Control Register
CPT1ACR : aliased CPT1ACR_Register;
-- CPT2xCR
CPT2ACR : aliased CPT2ACR_Register;
-- Timerx Output Register
OUTAR : aliased OUTAR_Register;
-- Timerx Fault Register
FLTAR : aliased FLTAR_Register;
end record
with Volatile;
for HRTIM_TIMA_Peripheral use record
TIMACR at 16#0# range 0 .. 31;
TIMAISR at 16#4# range 0 .. 31;
TIMAICR at 16#8# range 0 .. 31;
TIMADIER at 16#C# range 0 .. 31;
CNTAR at 16#10# range 0 .. 31;
PERAR at 16#14# range 0 .. 31;
REPAR at 16#18# range 0 .. 31;
CMP1AR at 16#1C# range 0 .. 31;
CMP1CAR at 16#20# range 0 .. 31;
CMP2AR at 16#24# range 0 .. 31;
CMP3AR at 16#28# range 0 .. 31;
CMP4AR at 16#2C# range 0 .. 31;
CPT1AR at 16#30# range 0 .. 31;
CPT2AR at 16#34# range 0 .. 31;
DTAR at 16#38# range 0 .. 31;
SETA1R at 16#3C# range 0 .. 31;
RSTA1R at 16#40# range 0 .. 31;
SETA2R at 16#44# range 0 .. 31;
RSTA2R at 16#48# range 0 .. 31;
EEFAR1 at 16#4C# range 0 .. 31;
EEFAR2 at 16#50# range 0 .. 31;
RSTAR at 16#54# range 0 .. 31;
CHPAR at 16#58# range 0 .. 31;
CPT1ACR at 16#5C# range 0 .. 31;
CPT2ACR at 16#60# range 0 .. 31;
OUTAR at 16#64# range 0 .. 31;
FLTAR at 16#68# range 0 .. 31;
end record;
-- High Resolution Timer: TIMA
HRTIM_TIMA_Periph : aliased HRTIM_TIMA_Peripheral
with Import, Address => HRTIM_TIMA_Base;
-- High Resolution Timer: TIMB
type HRTIM_TIMB_Peripheral is record
-- Timerx Control Register
TIMBCR : aliased TIMBCR_Register;
-- Timerx Interrupt Status Register
TIMBISR : aliased TIMBISR_Register;
-- Timerx Interrupt Clear Register
TIMBICR : aliased TIMBICR_Register;
-- TIMxDIER
TIMBDIER : aliased TIMBDIER_Register;
-- Timerx Counter Register
CNTR : aliased CNTR_Register;
-- Timerx Period Register
PERBR : aliased PERBR_Register;
-- Timerx Repetition Register
REPBR : aliased REPBR_Register;
-- Timerx Compare 1 Register
CMP1BR : aliased CMP1BR_Register;
-- Timerx Compare 1 Compound Register
CMP1CBR : aliased CMP1CBR_Register;
-- Timerx Compare 2 Register
CMP2BR : aliased CMP2BR_Register;
-- Timerx Compare 3 Register
CMP3BR : aliased CMP3BR_Register;
-- Timerx Compare 4 Register
CMP4BR : aliased CMP4BR_Register;
-- Timerx Capture 1 Register
CPT1BR : aliased CPT1BR_Register;
-- Timerx Capture 2 Register
CPT2BR : aliased CPT2BR_Register;
-- Timerx Deadtime Register
DTBR : aliased DTBR_Register;
-- Timerx Output1 Set Register
SETB1R : aliased SETB1R_Register;
-- Timerx Output1 Reset Register
RSTB1R : aliased RSTB1R_Register;
-- Timerx Output2 Set Register
SETB2R : aliased SETB2R_Register;
-- Timerx Output2 Reset Register
RSTB2R : aliased RSTB2R_Register;
-- Timerx External Event Filtering Register 1
EEFBR1 : aliased EEFBR1_Register;
-- Timerx External Event Filtering Register 2
EEFBR2 : aliased EEFBR2_Register;
-- TimerA Reset Register
RSTBR : aliased RSTBR_Register;
-- Timerx Chopper Register
CHPBR : aliased CHPBR_Register;
-- Timerx Capture 2 Control Register
CPT1BCR : aliased CPT1BCR_Register;
-- CPT2xCR
CPT2BCR : aliased CPT2BCR_Register;
-- Timerx Output Register
OUTBR : aliased OUTBR_Register;
-- Timerx Fault Register
FLTBR : aliased FLTBR_Register;
end record
with Volatile;
for HRTIM_TIMB_Peripheral use record
TIMBCR at 16#0# range 0 .. 31;
TIMBISR at 16#4# range 0 .. 31;
TIMBICR at 16#8# range 0 .. 31;
TIMBDIER at 16#C# range 0 .. 31;
CNTR at 16#10# range 0 .. 31;
PERBR at 16#14# range 0 .. 31;
REPBR at 16#18# range 0 .. 31;
CMP1BR at 16#1C# range 0 .. 31;
CMP1CBR at 16#20# range 0 .. 31;
CMP2BR at 16#24# range 0 .. 31;
CMP3BR at 16#28# range 0 .. 31;
CMP4BR at 16#2C# range 0 .. 31;
CPT1BR at 16#30# range 0 .. 31;
CPT2BR at 16#34# range 0 .. 31;
DTBR at 16#38# range 0 .. 31;
SETB1R at 16#3C# range 0 .. 31;
RSTB1R at 16#40# range 0 .. 31;
SETB2R at 16#44# range 0 .. 31;
RSTB2R at 16#48# range 0 .. 31;
EEFBR1 at 16#4C# range 0 .. 31;
EEFBR2 at 16#50# range 0 .. 31;
RSTBR at 16#54# range 0 .. 31;
CHPBR at 16#58# range 0 .. 31;
CPT1BCR at 16#5C# range 0 .. 31;
CPT2BCR at 16#60# range 0 .. 31;
OUTBR at 16#64# range 0 .. 31;
FLTBR at 16#68# range 0 .. 31;
end record;
-- High Resolution Timer: TIMB
HRTIM_TIMB_Periph : aliased HRTIM_TIMB_Peripheral
with Import, Address => HRTIM_TIMB_Base;
-- High Resolution Timer: TIMC
type HRTIM_TIMC_Peripheral is record
-- Timerx Control Register
TIMCCR : aliased TIMCCR_Register;
-- Timerx Interrupt Status Register
TIMCISR : aliased TIMCISR_Register;
-- Timerx Interrupt Clear Register
TIMCICR : aliased TIMCICR_Register;
-- TIMxDIER
TIMCDIER : aliased TIMCDIER_Register;
-- Timerx Counter Register
CNTCR : aliased CNTCR_Register;
-- Timerx Period Register
PERCR : aliased PERCR_Register;
-- Timerx Repetition Register
REPCR : aliased REPCR_Register;
-- Timerx Compare 1 Register
CMP1CR : aliased CMP1CR_Register;
-- Timerx Compare 1 Compound Register
CMP1CCR : aliased CMP1CCR_Register;
-- Timerx Compare 2 Register
CMP2CR : aliased CMP2CR_Register;
-- Timerx Compare 3 Register
CMP3CR : aliased CMP3CR_Register;
-- Timerx Compare 4 Register
CMP4CR : aliased CMP4CR_Register;
-- Timerx Capture 1 Register
CPT1CR : aliased CPT1CR_Register;
-- Timerx Capture 2 Register
CPT2CR : aliased CPT2CR_Register;
-- Timerx Deadtime Register
DTCR : aliased DTCR_Register;
-- Timerx Output1 Set Register
SETC1R : aliased SETC1R_Register;
-- Timerx Output1 Reset Register
RSTC1R : aliased RSTC1R_Register;
-- Timerx Output2 Set Register
SETC2R : aliased SETC2R_Register;
-- Timerx Output2 Reset Register
RSTC2R : aliased RSTC2R_Register;
-- Timerx External Event Filtering Register 1
EEFCR1 : aliased EEFCR1_Register;
-- Timerx External Event Filtering Register 2
EEFCR2 : aliased EEFCR2_Register;
-- TimerA Reset Register
RSTCR : aliased RSTCR_Register;
-- Timerx Chopper Register
CHPCR : aliased CHPCR_Register;
-- Timerx Capture 2 Control Register
CPT1CCR : aliased CPT1CCR_Register;
-- CPT2xCR
CPT2CCR : aliased CPT2CCR_Register;
-- Timerx Output Register
OUTCR : aliased OUTCR_Register;
-- Timerx Fault Register
FLTCR : aliased FLTCR_Register;
end record
with Volatile;
for HRTIM_TIMC_Peripheral use record
TIMCCR at 16#0# range 0 .. 31;
TIMCISR at 16#4# range 0 .. 31;
TIMCICR at 16#8# range 0 .. 31;
TIMCDIER at 16#C# range 0 .. 31;
CNTCR at 16#10# range 0 .. 31;
PERCR at 16#14# range 0 .. 31;
REPCR at 16#18# range 0 .. 31;
CMP1CR at 16#1C# range 0 .. 31;
CMP1CCR at 16#20# range 0 .. 31;
CMP2CR at 16#24# range 0 .. 31;
CMP3CR at 16#28# range 0 .. 31;
CMP4CR at 16#2C# range 0 .. 31;
CPT1CR at 16#30# range 0 .. 31;
CPT2CR at 16#34# range 0 .. 31;
DTCR at 16#38# range 0 .. 31;
SETC1R at 16#3C# range 0 .. 31;
RSTC1R at 16#40# range 0 .. 31;
SETC2R at 16#44# range 0 .. 31;
RSTC2R at 16#48# range 0 .. 31;
EEFCR1 at 16#4C# range 0 .. 31;
EEFCR2 at 16#50# range 0 .. 31;
RSTCR at 16#54# range 0 .. 31;
CHPCR at 16#58# range 0 .. 31;
CPT1CCR at 16#5C# range 0 .. 31;
CPT2CCR at 16#60# range 0 .. 31;
OUTCR at 16#64# range 0 .. 31;
FLTCR at 16#68# range 0 .. 31;
end record;
-- High Resolution Timer: TIMC
HRTIM_TIMC_Periph : aliased HRTIM_TIMC_Peripheral
with Import, Address => HRTIM_TIMC_Base;
-- High Resolution Timer: TIMD
type HRTIM_TIMD_Peripheral is record
-- Timerx Control Register
TIMDCR : aliased TIMDCR_Register;
-- Timerx Interrupt Status Register
TIMDISR : aliased TIMDISR_Register;
-- Timerx Interrupt Clear Register
TIMDICR : aliased TIMDICR_Register;
-- TIMxDIER
TIMDDIER : aliased TIMDDIER_Register;
-- Timerx Counter Register
CNTDR : aliased CNTDR_Register;
-- Timerx Period Register
PERDR : aliased PERDR_Register;
-- Timerx Repetition Register
REPDR : aliased REPDR_Register;
-- Timerx Compare 1 Register
CMP1DR : aliased CMP1DR_Register;
-- Timerx Compare 1 Compound Register
CMP1CDR : aliased CMP1CDR_Register;
-- Timerx Compare 2 Register
CMP2DR : aliased CMP2DR_Register;
-- Timerx Compare 3 Register
CMP3DR : aliased CMP3DR_Register;
-- Timerx Compare 4 Register
CMP4DR : aliased CMP4DR_Register;
-- Timerx Capture 1 Register
CPT1DR : aliased CPT1DR_Register;
-- Timerx Capture 2 Register
CPT2DR : aliased CPT2DR_Register;
-- Timerx Deadtime Register
DTDR : aliased DTDR_Register;
-- Timerx Output1 Set Register
SETD1R : aliased SETD1R_Register;
-- Timerx Output1 Reset Register
RSTD1R : aliased RSTD1R_Register;
-- Timerx Output2 Set Register
SETD2R : aliased SETD2R_Register;
-- Timerx Output2 Reset Register
RSTD2R : aliased RSTD2R_Register;
-- Timerx External Event Filtering Register 1
EEFDR1 : aliased EEFDR1_Register;
-- Timerx External Event Filtering Register 2
EEFDR2 : aliased EEFDR2_Register;
-- TimerA Reset Register
RSTDR : aliased RSTDR_Register;
-- Timerx Chopper Register
CHPDR : aliased CHPDR_Register;
-- Timerx Capture 2 Control Register
CPT1DCR : aliased CPT1DCR_Register;
-- CPT2xCR
CPT2DCR : aliased CPT2DCR_Register;
-- Timerx Output Register
OUTDR : aliased OUTDR_Register;
-- Timerx Fault Register
FLTDR : aliased FLTDR_Register;
end record
with Volatile;
for HRTIM_TIMD_Peripheral use record
TIMDCR at 16#0# range 0 .. 31;
TIMDISR at 16#4# range 0 .. 31;
TIMDICR at 16#8# range 0 .. 31;
TIMDDIER at 16#C# range 0 .. 31;
CNTDR at 16#10# range 0 .. 31;
PERDR at 16#14# range 0 .. 31;
REPDR at 16#18# range 0 .. 31;
CMP1DR at 16#1C# range 0 .. 31;
CMP1CDR at 16#20# range 0 .. 31;
CMP2DR at 16#24# range 0 .. 31;
CMP3DR at 16#28# range 0 .. 31;
CMP4DR at 16#2C# range 0 .. 31;
CPT1DR at 16#30# range 0 .. 31;
CPT2DR at 16#34# range 0 .. 31;
DTDR at 16#38# range 0 .. 31;
SETD1R at 16#3C# range 0 .. 31;
RSTD1R at 16#40# range 0 .. 31;
SETD2R at 16#44# range 0 .. 31;
RSTD2R at 16#48# range 0 .. 31;
EEFDR1 at 16#4C# range 0 .. 31;
EEFDR2 at 16#50# range 0 .. 31;
RSTDR at 16#54# range 0 .. 31;
CHPDR at 16#58# range 0 .. 31;
CPT1DCR at 16#5C# range 0 .. 31;
CPT2DCR at 16#60# range 0 .. 31;
OUTDR at 16#64# range 0 .. 31;
FLTDR at 16#68# range 0 .. 31;
end record;
-- High Resolution Timer: TIMD
HRTIM_TIMD_Periph : aliased HRTIM_TIMD_Peripheral
with Import, Address => HRTIM_TIMD_Base;
-- High Resolution Timer: TIME
type HRTIM_TIME_Peripheral is record
-- Timerx Control Register
TIMECR : aliased TIMECR_Register;
-- Timerx Interrupt Status Register
TIMEISR : aliased TIMEISR_Register;
-- Timerx Interrupt Clear Register
TIMEICR : aliased TIMEICR_Register;
-- TIMxDIER
TIMEDIER : aliased TIMEDIER_Register;
-- Timerx Counter Register
CNTER : aliased CNTER_Register;
-- Timerx Period Register
PERER : aliased PERER_Register;
-- Timerx Repetition Register
REPER : aliased REPER_Register;
-- Timerx Compare 1 Register
CMP1ER : aliased CMP1ER_Register;
-- Timerx Compare 1 Compound Register
CMP1CER : aliased CMP1CER_Register;
-- Timerx Compare 2 Register
CMP2ER : aliased CMP2ER_Register;
-- Timerx Compare 3 Register
CMP3ER : aliased CMP3ER_Register;
-- Timerx Compare 4 Register
CMP4ER : aliased CMP4ER_Register;
-- Timerx Capture 1 Register
CPT1ER : aliased CPT1ER_Register;
-- Timerx Capture 2 Register
CPT2ER : aliased CPT2ER_Register;
-- Timerx Deadtime Register
DTER : aliased DTER_Register;
-- Timerx Output1 Set Register
SETE1R : aliased SETE1R_Register;
-- Timerx Output1 Reset Register
RSTE1R : aliased RSTE1R_Register;
-- Timerx Output2 Set Register
SETE2R : aliased SETE2R_Register;
-- Timerx Output2 Reset Register
RSTE2R : aliased RSTE2R_Register;
-- Timerx External Event Filtering Register 1
EEFER1 : aliased EEFER1_Register;
-- Timerx External Event Filtering Register 2
EEFER2 : aliased EEFER2_Register;
-- TimerA Reset Register
RSTER : aliased RSTER_Register;
-- Timerx Chopper Register
CHPER : aliased CHPER_Register;
-- Timerx Capture 2 Control Register
CPT1ECR : aliased CPT1ECR_Register;
-- CPT2xCR
CPT2ECR : aliased CPT2ECR_Register;
-- Timerx Output Register
OUTER : aliased OUTER_Register;
-- Timerx Fault Register
FLTER : aliased FLTER_Register;
end record
with Volatile;
for HRTIM_TIME_Peripheral use record
TIMECR at 16#0# range 0 .. 31;
TIMEISR at 16#4# range 0 .. 31;
TIMEICR at 16#8# range 0 .. 31;
TIMEDIER at 16#C# range 0 .. 31;
CNTER at 16#10# range 0 .. 31;
PERER at 16#14# range 0 .. 31;
REPER at 16#18# range 0 .. 31;
CMP1ER at 16#1C# range 0 .. 31;
CMP1CER at 16#20# range 0 .. 31;
CMP2ER at 16#24# range 0 .. 31;
CMP3ER at 16#28# range 0 .. 31;
CMP4ER at 16#2C# range 0 .. 31;
CPT1ER at 16#30# range 0 .. 31;
CPT2ER at 16#34# range 0 .. 31;
DTER at 16#38# range 0 .. 31;
SETE1R at 16#3C# range 0 .. 31;
RSTE1R at 16#40# range 0 .. 31;
SETE2R at 16#44# range 0 .. 31;
RSTE2R at 16#48# range 0 .. 31;
EEFER1 at 16#4C# range 0 .. 31;
EEFER2 at 16#50# range 0 .. 31;
RSTER at 16#54# range 0 .. 31;
CHPER at 16#58# range 0 .. 31;
CPT1ECR at 16#5C# range 0 .. 31;
CPT2ECR at 16#60# range 0 .. 31;
OUTER at 16#64# range 0 .. 31;
FLTER at 16#68# range 0 .. 31;
end record;
-- High Resolution Timer: TIME
HRTIM_TIME_Periph : aliased HRTIM_TIME_Peripheral
with Import, Address => HRTIM_TIME_Base;
end STM32_SVD.HRTIM;
|
with Ada.Containers.Indefinite_Vectors;
with Ada.Text_IO;
procedure Ordered_Words is
package Word_Vectors is new Ada.Containers.Indefinite_Vectors
(Index_Type => Positive, Element_Type => String);
function Is_Ordered (The_Word : String) return Boolean is
Highest_Character : Character := 'a';
begin
for I in The_Word'Range loop
if The_Word(I) not in 'a' .. 'z' then
return False;
end if;
if The_Word(I) < Highest_Character then
return False;
end if;
Highest_Character := The_Word(I);
end loop;
return True;
end Is_Ordered;
procedure Print_Word (Position : Word_Vectors.Cursor) is
begin
Ada.Text_IO.Put_Line (Word_Vectors.Element (Position));
end Print_Word;
File : Ada.Text_IO.File_Type;
Ordered_Words : Word_Vectors.Vector;
Max_Length : Positive := 1;
begin
Ada.Text_IO.Open (File, Ada.Text_IO.In_File, "unixdict.txt");
while not Ada.Text_IO.End_Of_File (File) loop
declare
Next_Word : String := Ada.Text_IO.Get_Line (File);
begin
if Is_Ordered (Next_Word) then
if Next_Word'Length > Max_Length then
Max_Length := Next_Word'Length;
Word_Vectors.Clear (Ordered_Words);
Word_Vectors.Append (Ordered_Words, Next_Word);
elsif Next_Word'Length = Max_Length then
Word_Vectors.Append (Ordered_Words, Next_Word);
end if;
end if;
end;
end loop;
Word_Vectors.Iterate (Ordered_Words, Print_Word'Access);
end Ordered_Words;
|
-- This package is intended to set up and tear down the test environment.
-- Once created by GNATtest, this package will never be overwritten
-- automatically. Contents of this package can be modified in any way
-- except for sections surrounded by a 'read only' marker.
package body Game.Test_Data.Tests.Attributes_Container.Test_Data is
procedure Set_Up(Gnattest_T: in out Test) is
pragma Unreferenced(Gnattest_T);
begin
null;
end Set_Up;
procedure Tear_Down(Gnattest_T: in out Test) is
pragma Unreferenced(Gnattest_T);
begin
null;
end Tear_Down;
procedure User_Set_Up(Gnattest_T: in out New_Test) is
pragma Unreferenced(Gnattest_T);
begin
null;
end User_Set_Up;
procedure User_Tear_Down(Gnattest_T: in out New_Test) is
pragma Unreferenced(Gnattest_T);
begin
null;
end User_Tear_Down;
end Game.Test_Data.Tests.Attributes_Container.Test_Data;
|
------------------------------------------------------------------------------
-- Copyright (c) 2015-2017, Natacha Porté --
-- --
-- Permission to use, copy, modify, and distribute this software for any --
-- purpose with or without fee is hereby granted, provided that the above --
-- copyright notice and this permission notice appear in all copies. --
-- --
-- THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES --
-- WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF --
-- MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR --
-- ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES --
-- WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN --
-- ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF --
-- OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. --
------------------------------------------------------------------------------
------------------------------------------------------------------------------
-- Lithium.Dispatchers provides an AWS dispatcher type. --
------------------------------------------------------------------------------
with AWS.Dispatchers;
with AWS.Response;
with AWS.Status;
with Natools.References;
with Natools.Storage_Pools;
with Natools.Web.Sites.Holders;
package Lithium.Dispatchers is
package Holder_Refs is new Natools.References
(Natools.Web.Sites.Holders.Holder,
Natools.Storage_Pools.Access_In_Default_Pool'Storage_Pool,
Natools.Storage_Pools.Access_In_Default_Pool'Storage_Pool);
type Handler is new AWS.Dispatchers.Handler with private;
overriding function Clone (Object : Handler) return Handler;
overriding function Dispatch
(Dispatcher : Handler;
Request : AWS.Status.Data)
return AWS.Response.Data;
not overriding function Create (File_Name : String) return Handler;
not overriding procedure Purge (Object : in Handler);
private
type Handler is new AWS.Dispatchers.Handler with record
Ref : Holder_Refs.Reference;
end record;
end Lithium.Dispatchers;
|
<?xml version="1.0" encoding="UTF-8" standalone="yes" ?>
<!DOCTYPE boost_serialization>
<boost_serialization signature="serialization::archive" version="15">
<syndb class_id="0" tracking_level="0" version="0">
<userIPLatency>-1</userIPLatency>
<userIPName></userIPName>
<cdfg class_id="1" tracking_level="1" version="0" object_id="_0">
<name>memWrite</name>
<ret_bitwidth>0</ret_bitwidth>
<ports class_id="2" tracking_level="0" version="0">
<count>17</count>
<item_version>0</item_version>
<item class_id="3" tracking_level="1" version="0" object_id="_1">
<Value class_id="4" tracking_level="0" version="0">
<Obj class_id="5" tracking_level="0" version="0">
<type>1</type>
<id>1</id>
<name>gmem0</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo class_id="6" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1667855973</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<direction>1</direction>
<if_type>4</if_type>
<array_size>0</array_size>
<bit_vecs class_id="7" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_2">
<Value>
<Obj>
<type>1</type>
<id>2</id>
<name>out_dim1</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_dim1</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1667855973</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_3">
<Value>
<Obj>
<type>1</type>
<id>3</id>
<name>out_dim2</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_dim2</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1667855973</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_4">
<Value>
<Obj>
<type>1</type>
<id>4</id>
<name>out_dim3</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_dim3</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1667855973</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_5">
<Value>
<Obj>
<type>1</type>
<id>5</id>
<name>out_dim1xbatch</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_dim1xbatch</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1667855973</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_6">
<Value>
<Obj>
<type>1</type>
<id>6</id>
<name>out_dim1x2xbatch</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_dim1x2xbatch</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1667855973</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_7">
<Value>
<Obj>
<type>1</type>
<id>7</id>
<name>batch_indx_dim1</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>batch_indx_dim1</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1667855973</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_8">
<Value>
<Obj>
<type>1</type>
<id>8</id>
<name>batch_indx_dim2</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>batch_indx_dim2</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_9">
<Value>
<Obj>
<type>1</type>
<id>9</id>
<name>padd_offset</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>padd_offset</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_10">
<Value>
<Obj>
<type>1</type>
<id>10</id>
<name>pool_on</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>pool_on</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_11">
<Value>
<Obj>
<type>1</type>
<id>11</id>
<name>pool_size</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>pool_size</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>129</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_12">
<Value>
<Obj>
<type>1</type>
<id>12</id>
<name>pool_stride</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>pool_stride</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>145</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_13">
<Value>
<Obj>
<type>1</type>
<id>13</id>
<name>top</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>top</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>145</coreId>
</Obj>
<bitwidth>64</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_14">
<Value>
<Obj>
<type>1</type>
<id>14</id>
<name>conv_in_V_data_V</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>conv_in</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>161</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_15">
<Value>
<Obj>
<type>1</type>
<id>15</id>
<name>conv_in_V_keep_V</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>conv_in</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>2</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_16">
<Value>
<Obj>
<type>1</type>
<id>16</id>
<name>conv_in_V_strb_V</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>conv_in</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>193</coreId>
</Obj>
<bitwidth>2</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_17">
<Value>
<Obj>
<type>1</type>
<id>17</id>
<name>conv_in_V_last_V</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>conv_in</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1886221359</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<direction>0</direction>
<if_type>0</if_type>
<array_size>0</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
</ports>
<nodes class_id="8" tracking_level="0" version="0">
<count>147</count>
<item_version>0</item_version>
<item class_id="9" tracking_level="1" version="0" object_id="_18">
<Value>
<Obj>
<type>0</type>
<id>18</id>
<name>buffer_0</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>buffer[0]</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>224</item>
</oprand_edges>
<opcode>alloca</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>1</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_19">
<Value>
<Obj>
<type>0</type>
<id>19</id>
<name>buffer_1</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>buffer[1]</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>225</item>
</oprand_edges>
<opcode>alloca</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>2</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_20">
<Value>
<Obj>
<type>0</type>
<id>65</id>
<name>top_read</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>top</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>64</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>227</item>
<item>228</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.00</m_delay>
<m_topoIndex>20</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_21">
<Value>
<Obj>
<type>0</type>
<id>66</id>
<name>pool_on_read</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>pool_on</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>230</item>
<item>231</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.00</m_delay>
<m_topoIndex>21</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_22">
<Value>
<Obj>
<type>0</type>
<id>67</id>
<name>padd_offset_read</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>padd_offset</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>232</item>
<item>233</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.00</m_delay>
<m_topoIndex>5</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_23">
<Value>
<Obj>
<type>0</type>
<id>68</id>
<name>batch_indx_dim2_read</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>batch_indx_dim2</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>234</item>
<item>235</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.00</m_delay>
<m_topoIndex>18</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_24">
<Value>
<Obj>
<type>0</type>
<id>69</id>
<name>batch_indx_dim1_read</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>batch_indx_dim1</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>236</item>
<item>237</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.00</m_delay>
<m_topoIndex>19</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_25">
<Value>
<Obj>
<type>0</type>
<id>70</id>
<name>out_dim1x2xbatch_read</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_dim1x2xbatch</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>689</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>239</item>
<item>240</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.00</m_delay>
<m_topoIndex>22</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_26">
<Value>
<Obj>
<type>0</type>
<id>71</id>
<name>out_dim1xbatch_read</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_dim1xbatch</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>242</item>
<item>243</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.00</m_delay>
<m_topoIndex>23</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_27">
<Value>
<Obj>
<type>0</type>
<id>72</id>
<name>out_dim3_read</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_dim3</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>145</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>244</item>
<item>245</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.00</m_delay>
<m_topoIndex>6</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_28">
<Value>
<Obj>
<type>0</type>
<id>73</id>
<name>out_dim2_read</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_dim2</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1025</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>246</item>
<item>247</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.00</m_delay>
<m_topoIndex>3</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_29">
<Value>
<Obj>
<type>0</type>
<id>74</id>
<name>out_dim1_read</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_dim1</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>132</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>248</item>
<item>249</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.00</m_delay>
<m_topoIndex>4</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_30">
<Value>
<Obj>
<type>0</type>
<id>75</id>
<name>out_dim1_cast11</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>9</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>250</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>24</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_31">
<Value>
<Obj>
<type>0</type>
<id>76</id>
<name>out_dim1_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>3290932</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>251</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>7</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_32">
<Value>
<Obj>
<type>0</type>
<id>77</id>
<name>out_dim2_cast10</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>449</coreId>
</Obj>
<bitwidth>9</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>252</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>25</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_33">
<Value>
<Obj>
<type>0</type>
<id>78</id>
<name>out_dim2_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>253</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>8</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_34">
<Value>
<Obj>
<type>0</type>
<id>79</id>
<name>out_dim3_cast14</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446838712</coreId>
</Obj>
<bitwidth>19</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>254</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>26</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_35">
<Value>
<Obj>
<type>0</type>
<id>80</id>
<name>out_dim3_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>808924209</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>255</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>9</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_36">
<Value>
<Obj>
<type>0</type>
<id>81</id>
<name>padd_offset_cast12</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>2097</coreId>
</Obj>
<bitwidth>19</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>256</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>27</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_37">
<Value>
<Obj>
<type>0</type>
<id>82</id>
<name>padd_offset_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>18</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>257</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>28</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_38">
<Value>
<Obj>
<type>0</type>
<id>83</id>
<name>mul4</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1946157184</coreId>
</Obj>
<bitwidth>9</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>259</item>
<item>260</item>
<item>262</item>
</oprand_edges>
<opcode>bitconcatenate</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>10</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_39">
<Value>
<Obj>
<type>0</type>
<id>84</id>
<name>mul4_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1946157184</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>263</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>11</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_40">
<Value>
<Obj>
<type>0</type>
<id>85</id>
<name>add</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>132</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>264</item>
<item>265</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.78</m_delay>
<m_topoIndex>12</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_41">
<Value>
<Obj>
<type>0</type>
<id>86</id>
<name>add_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1521</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>266</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>13</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_42">
<Value>
<Obj>
<type>0</type>
<id>87</id>
<name>cmp26</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1869182051</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>267</item>
<item>269</item>
</oprand_edges>
<opcode>icmp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.58</m_delay>
<m_topoIndex>29</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_43">
<Value>
<Obj>
<type>0</type>
<id>88</id>
<name>batch_indx_dim2_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>808595283</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>270</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>30</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_44">
<Value>
<Obj>
<type>0</type>
<id>89</id>
<name>mul33</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>271</item>
<item>272</item>
</oprand_edges>
<opcode>mul</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.55</m_delay>
<m_topoIndex>31</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_45">
<Value>
<Obj>
<type>0</type>
<id>90</id>
<name>mul33_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446802176</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>273</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>32</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_46">
<Value>
<Obj>
<type>0</type>
<id>91</id>
<name>conv35</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>2190531680</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>274</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>33</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_47">
<Value>
<Obj>
<type>0</type>
<id>92</id>
<name>batch_indx_dim1_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>132</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>275</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>34</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_48">
<Value>
<Obj>
<type>0</type>
<id>93</id>
<name>mul42</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>276</item>
<item>277</item>
</oprand_edges>
<opcode>mul</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.55</m_delay>
<m_topoIndex>35</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_49">
<Value>
<Obj>
<type>0</type>
<id>94</id>
<name>mul42_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446814272</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>278</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>36</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_50">
<Value>
<Obj>
<type>0</type>
<id>95</id>
<name>div</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>3825</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>280</item>
<item>281</item>
<item>282</item>
<item>284</item>
</oprand_edges>
<opcode>partselect</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>14</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_51">
<Value>
<Obj>
<type>0</type>
<id>96</id>
<name>div_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1210203513</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>285</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>37</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_52">
<Value>
<Obj>
<type>0</type>
<id>97</id>
<name>sub107</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>286</item>
<item>288</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.78</m_delay>
<m_topoIndex>38</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_53">
<Value>
<Obj>
<type>0</type>
<id>98</id>
<name>sub111</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>9</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>289</item>
<item>291</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.70</m_delay>
<m_topoIndex>39</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_54">
<Value>
<Obj>
<type>0</type>
<id>99</id>
<name>sub111_cast</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>292</item>
</oprand_edges>
<opcode>sext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>40</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_55">
<Value>
<Obj>
<type>0</type>
<id>100</id>
<name>sub115</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>791817776</coreId>
</Obj>
<bitwidth>9</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>293</item>
<item>294</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.70</m_delay>
<m_topoIndex>41</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_56">
<Value>
<Obj>
<type>0</type>
<id>101</id>
<name>sext_ln96</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>96</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item class_id="11" tracking_level="0" version="0">
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second class_id="12" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="13" tracking_level="0" version="0">
<first class_id="14" tracking_level="0" version="0">
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>96</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1952917046</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>295</item>
</oprand_edges>
<opcode>sext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>42</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_57">
<Value>
<Obj>
<type>0</type>
<id>102</id>
<name>mul_ln96</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>96</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>96</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>296</item>
<item>297</item>
</oprand_edges>
<opcode>mul</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.55</m_delay>
<m_topoIndex>15</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_58">
<Value>
<Obj>
<type>0</type>
<id>103</id>
<name>zext_ln96</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>96</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>96</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1948262961</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>298</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>16</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_59">
<Value>
<Obj>
<type>0</type>
<id>104</id>
<name>mul_ln96_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>96</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>96</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>775036986</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>299</item>
<item>300</item>
</oprand_edges>
<opcode>mul</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.53</m_delay>
<m_topoIndex>17</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_60">
<Value>
<Obj>
<type>0</type>
<id>105</id>
<name>trunc_ln149</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>875769394</coreId>
</Obj>
<bitwidth>31</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>301</item>
</oprand_edges>
<opcode>trunc</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>43</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_61">
<Value>
<Obj>
<type>0</type>
<id>106</id>
<name>trunc_ln154</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>154</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>154</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1563505457</coreId>
</Obj>
<bitwidth>30</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>302</item>
</oprand_edges>
<opcode>trunc</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>44</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_62">
<Value>
<Obj>
<type>0</type>
<id>107</id>
<name>br_ln96</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>96</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>96</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1952917046</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>303</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.38</m_delay>
<m_topoIndex>45</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_63">
<Value>
<Obj>
<type>0</type>
<id>109</id>
<name>i</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>i</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>997485606</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>305</item>
<item>306</item>
<item>307</item>
<item>308</item>
</oprand_edges>
<opcode>phi</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>46</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_64">
<Value>
<Obj>
<type>0</type>
<id>110</id>
<name>lane_num_idx</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>lane_num_idx</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1768713327</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>310</item>
<item>311</item>
<item>312</item>
<item>313</item>
</oprand_edges>
<opcode>phi</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>47</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_65">
<Value>
<Obj>
<type>0</type>
<id>111</id>
<name>lane_item_idx</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>lane_item_idx</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>840979276</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>315</item>
<item>316</item>
<item>317</item>
<item>318</item>
</oprand_edges>
<opcode>phi</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>48</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_66">
<Value>
<Obj>
<type>0</type>
<id>112</id>
<name>out_idx_y</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_idx_y</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>824195705</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>319</item>
<item>320</item>
<item>321</item>
<item>322</item>
</oprand_edges>
<opcode>phi</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>1</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>1</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>49</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_67">
<Value>
<Obj>
<type>0</type>
<id>113</id>
<name>out_idx_x</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>out_idx_x</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1747920928</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>323</item>
<item>324</item>
<item>325</item>
<item>326</item>
</oprand_edges>
<opcode>phi</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>50</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_68">
<Value>
<Obj>
<type>0</type>
<id>114</id>
<name>i_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>96</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>96</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>i</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1970235514</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>327</item>
<item>328</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.88</m_delay>
<m_topoIndex>51</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_69">
<Value>
<Obj>
<type>0</type>
<id>116</id>
<name>icmp_ln96</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>96</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>96</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>807418469</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>329</item>
<item>330</item>
</oprand_edges>
<opcode>icmp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.85</m_delay>
<m_topoIndex>52</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_70">
<Value>
<Obj>
<type>0</type>
<id>117</id>
<name>br_ln96</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>96</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>96</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1852793632</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>331</item>
<item>332</item>
<item>333</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>53</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_71">
<Value>
<Obj>
<type>0</type>
<id>120</id>
<name>zext_ln103</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>103</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>103</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1411398176</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>334</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>121</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_72">
<Value>
<Obj>
<type>0</type>
<id>121</id>
<name>zext_ln103_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>103</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>103</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>539454581</coreId>
</Obj>
<bitwidth>18</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>335</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>54</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_73">
<Value>
<Obj>
<type>0</type>
<id>122</id>
<name>icmp_ln103</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>103</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>103</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>132</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>336</item>
<item>337</item>
</oprand_edges>
<opcode>icmp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.58</m_delay>
<m_topoIndex>55</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_74">
<Value>
<Obj>
<type>0</type>
<id>123</id>
<name>br_ln103</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>103</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>103</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>338</item>
<item>339</item>
<item>340</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>56</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_75">
<Value>
<Obj>
<type>0</type>
<id>125</id>
<name>empty</name>
<fileName>/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>293</lineNumber>
<contextFuncName>read</contextFuncName>
<contextNormFuncName>read</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h</first>
<second>read</second>
</first>
<second>293</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446831289</coreId>
</Obj>
<bitwidth>21</bitwidth>
</Value>
<oprand_edges>
<count>5</count>
<item_version>0</item_version>
<item>342</item>
<item>343</item>
<item>344</item>
<item>345</item>
<item>346</item>
</oprand_edges>
<opcode>read</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>57</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_76">
<Value>
<Obj>
<type>0</type>
<id>126</id>
<name>conv_in_tmp_data_V</name>
<fileName>/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>293</lineNumber>
<contextFuncName>read</contextFuncName>
<contextNormFuncName>read</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h</first>
<second>read</second>
</first>
<second>293</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>conv_in_tmp.data.V</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>347</item>
</oprand_edges>
<opcode>extractvalue</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>58</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_77">
<Value>
<Obj>
<type>0</type>
<id>127</id>
<name>output_lane</name>
<fileName>/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>708</lineNumber>
<contextFuncName>to_uint64</contextFuncName>
<contextNormFuncName>to_uint64</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h</first>
<second>to_uint64</second>
</first>
<second>708</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>output.lane</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>132</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>348</item>
</oprand_edges>
<opcode>trunc</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>59</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_78">
<Value>
<Obj>
<type>0</type>
<id>128</id>
<name>output_lane_2</name>
<fileName>/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>708</lineNumber>
<contextFuncName>to_uint64</contextFuncName>
<contextNormFuncName>to_uint64</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h</first>
<second>to_uint64</second>
</first>
<second>708</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>output.lane</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446834968</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>350</item>
<item>351</item>
<item>353</item>
<item>355</item>
</oprand_edges>
<opcode>partselect</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>60</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_79">
<Value>
<Obj>
<type>0</type>
<id>129</id>
<name>buffer_1_write_ln144</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>144</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>144</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>573125938</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>356</item>
<item>357</item>
</oprand_edges>
<opcode>store</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>61</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_80">
<Value>
<Obj>
<type>0</type>
<id>130</id>
<name>buffer_0_write_ln144</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>144</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>144</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>543450472</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>358</item>
<item>359</item>
</oprand_edges>
<opcode>store</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>62</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_81">
<Value>
<Obj>
<type>0</type>
<id>131</id>
<name>br_ln144</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>144</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>144</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1818304628</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>360</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>63</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_82">
<Value>
<Obj>
<type>0</type>
<id>133</id>
<name>zext_ln149</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>132</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>361</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>64</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_83">
<Value>
<Obj>
<type>0</type>
<id>134</id>
<name>zext_ln149_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>362</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>1</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>65</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_84">
<Value>
<Obj>
<type>0</type>
<id>135</id>
<name>add_ln149</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1946157184</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>363</item>
<item>364</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>1</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>2.33</m_delay>
<m_topoIndex>66</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_85">
<Value>
<Obj>
<type>0</type>
<id>136</id>
<name>zext_ln149_2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>365</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>1</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>67</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_86">
<Value>
<Obj>
<type>0</type>
<id>137</id>
<name>mul_ln149</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446777808</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>366</item>
<item>367</item>
</oprand_edges>
<opcode>mul</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>1</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.99</m_delay>
<m_topoIndex>68</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_87">
<Value>
<Obj>
<type>0</type>
<id>138</id>
<name>trunc_ln149_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>30</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>368</item>
</oprand_edges>
<opcode>trunc</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>118</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_88">
<Value>
<Obj>
<type>0</type>
<id>139</id>
<name>trunc_ln149_2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>13185</coreId>
</Obj>
<bitwidth>31</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>369</item>
</oprand_edges>
<opcode>trunc</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>119</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_89">
<Value>
<Obj>
<type>0</type>
<id>140</id>
<name>zext_ln149_3</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446781072</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>370</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>69</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_90">
<Value>
<Obj>
<type>0</type>
<id>141</id>
<name>add_ln149_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446782264</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>371</item>
<item>372</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.78</m_delay>
<m_topoIndex>70</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_91">
<Value>
<Obj>
<type>0</type>
<id>142</id>
<name>zext_ln159</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446783504</coreId>
</Obj>
<bitwidth>30</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>373</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>122</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_92">
<Value>
<Obj>
<type>0</type>
<id>143</id>
<name>shl_ln</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>8273</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>375</item>
<item>376</item>
<item>377</item>
</oprand_edges>
<opcode>bitconcatenate</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>71</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_93">
<Value>
<Obj>
<type>0</type>
<id>144</id>
<name>zext_ln159_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446785984</coreId>
</Obj>
<bitwidth>18</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>378</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>72</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_94">
<Value>
<Obj>
<type>0</type>
<id>145</id>
<name>add_ln159</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>4294967295</coreId>
</Obj>
<bitwidth>18</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>379</item>
<item>380</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.79</m_delay>
<m_topoIndex>73</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_95">
<Value>
<Obj>
<type>0</type>
<id>146</id>
<name>zext_ln159_2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>19</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>381</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>74</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_96">
<Value>
<Obj>
<type>0</type>
<id>147</id>
<name>sub_ln152_2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>152</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>152</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>19</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>382</item>
<item>383</item>
</oprand_edges>
<opcode>sub</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.79</m_delay>
<m_topoIndex>75</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_97">
<Value>
<Obj>
<type>0</type>
<id>148</id>
<name>trunc_ln148</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>148</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>148</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>4294967295</coreId>
</Obj>
<bitwidth>2</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>384</item>
</oprand_edges>
<opcode>trunc</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>76</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_98">
<Value>
<Obj>
<type>0</type>
<id>149</id>
<name>br_ln148</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>148</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>148</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>132</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>385</item>
<item>386</item>
<item>387</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>77</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_99">
<Value>
<Obj>
<type>0</type>
<id>151</id>
<name>trunc_ln152</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>152</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>152</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1946157184</coreId>
</Obj>
<bitwidth>18</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>403</item>
</oprand_edges>
<opcode>trunc</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>103</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_100">
<Value>
<Obj>
<type>0</type>
<id>152</id>
<name>tmp_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>152</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>152</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446843040</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>405</item>
<item>406</item>
<item>408</item>
</oprand_edges>
<opcode>bitselect</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>104</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_101">
<Value>
<Obj>
<type>0</type>
<id>153</id>
<name>sub_ln152</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>152</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>152</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>18</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>410</item>
<item>411</item>
</oprand_edges>
<opcode>sub</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.79</m_delay>
<m_topoIndex>105</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_102">
<Value>
<Obj>
<type>0</type>
<id>154</id>
<name>trunc_ln152_2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>152</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>152</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>413</item>
<item>414</item>
<item>416</item>
<item>418</item>
</oprand_edges>
<opcode>partselect</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>106</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_103">
<Value>
<Obj>
<type>0</type>
<id>155</id>
<name>sub_ln152_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>152</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>152</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446846016</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>419</item>
<item>420</item>
</oprand_edges>
<opcode>sub</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.78</m_delay>
<m_topoIndex>107</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_104">
<Value>
<Obj>
<type>0</type>
<id>156</id>
<name>trunc_ln152_3</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>152</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>152</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>422</item>
<item>423</item>
<item>424</item>
<item>425</item>
</oprand_edges>
<opcode>partselect</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>108</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_105">
<Value>
<Obj>
<type>0</type>
<id>157</id>
<name>index_z_group</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>152</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>152</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>index_z_group</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>426</item>
<item>427</item>
<item>428</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.24</m_delay>
<m_topoIndex>109</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_106">
<Value>
<Obj>
<type>0</type>
<id>158</id>
<name>sub_ln153</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>153</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>153</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446849896</coreId>
</Obj>
<bitwidth>2</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>430</item>
<item>431</item>
</oprand_edges>
<opcode>sub</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.43</m_delay>
<m_topoIndex>120</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_107">
<Value>
<Obj>
<type>0</type>
<id>159</id>
<name>p_and_t_cast</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>153</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>153</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>433</item>
<item>435</item>
<item>436</item>
</oprand_edges>
<opcode>bitconcatenate</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>123</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_108">
<Value>
<Obj>
<type>0</type>
<id>160</id>
<name>sub_ln153_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>153</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>153</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1946157184</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>437</item>
<item>438</item>
</oprand_edges>
<opcode>sub</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.70</m_delay>
<m_topoIndex>124</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_109">
<Value>
<Obj>
<type>0</type>
<id>161</id>
<name>zext_ln154</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>154</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>154</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>30</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>439</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>114</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_110">
<Value>
<Obj>
<type>0</type>
<id>162</id>
<name>mul_ln154</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>154</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>154</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>30</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>440</item>
<item>441</item>
</oprand_edges>
<opcode>mul</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>2.29</m_delay>
<m_topoIndex>115</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_111">
<Value>
<Obj>
<type>0</type>
<id>163</id>
<name>tmp_4</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>154</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>154</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>4294967295</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>442</item>
<item>443</item>
<item>444</item>
</oprand_edges>
<opcode>bitconcatenate</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>125</m_topoIndex>
<m_clusterGroupNumber>1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_112">
<Value>
<Obj>
<type>0</type>
<id>164</id>
<name>select_ln153</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>153</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>153</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>445</item>
<item>446</item>
<item>447</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>126</m_topoIndex>
<m_clusterGroupNumber>1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_113">
<Value>
<Obj>
<type>0</type>
<id>165</id>
<name>zext_ln154_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>154</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>154</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1946157184</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>448</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>127</m_topoIndex>
<m_clusterGroupNumber>1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_114">
<Value>
<Obj>
<type>0</type>
<id>166</id>
<name>tmp6</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>30</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>449</item>
<item>450</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>128</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_115">
<Value>
<Obj>
<type>0</type>
<id>167</id>
<name>tmp43</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446861088</coreId>
</Obj>
<bitwidth>30</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>451</item>
<item>452</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.72</m_delay>
<m_topoIndex>129</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_116">
<Value>
<Obj>
<type>0</type>
<id>168</id>
<name>tmp5</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>454</item>
<item>455</item>
<item>456</item>
</oprand_edges>
<opcode>bitconcatenate</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>130</m_topoIndex>
<m_clusterGroupNumber>1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_117">
<Value>
<Obj>
<type>0</type>
<id>169</id>
<name>top_addr_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>154</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>154</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>top_addr</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446862936</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>457</item>
<item>458</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.88</m_delay>
<m_topoIndex>131</m_topoIndex>
<m_clusterGroupNumber>1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_118">
<Value>
<Obj>
<type>0</type>
<id>170</id>
<name>br_ln0</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446862936</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>459</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.38</m_delay>
<m_topoIndex>132</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_119">
<Value>
<Obj>
<type>0</type>
<id>172</id>
<name>zext_ln149_4</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>132</coreId>
</Obj>
<bitwidth>31</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>388</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>116</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_120">
<Value>
<Obj>
<type>0</type>
<id>173</id>
<name>mul_ln149_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1946157184</coreId>
</Obj>
<bitwidth>31</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>389</item>
<item>390</item>
</oprand_edges>
<opcode>mul</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>2.29</m_delay>
<m_topoIndex>117</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_121">
<Value>
<Obj>
<type>0</type>
<id>174</id>
<name>tmp</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>31</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>391</item>
<item>392</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>133</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_122">
<Value>
<Obj>
<type>0</type>
<id>175</id>
<name>add_ln149_1_cast18</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446868800</coreId>
</Obj>
<bitwidth>31</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>393</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>134</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_123">
<Value>
<Obj>
<type>0</type>
<id>176</id>
<name>tmp11</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1946157184</coreId>
</Obj>
<bitwidth>31</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>394</item>
<item>395</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.72</m_delay>
<m_topoIndex>135</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_124">
<Value>
<Obj>
<type>0</type>
<id>177</id>
<name>tmp2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446871232</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>397</item>
<item>398</item>
<item>399</item>
</oprand_edges>
<opcode>bitconcatenate</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>136</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_125">
<Value>
<Obj>
<type>0</type>
<id>178</id>
<name>top_addr</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>149</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>149</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>top_addr</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446873624</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>400</item>
<item>401</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.88</m_delay>
<m_topoIndex>137</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_126">
<Value>
<Obj>
<type>0</type>
<id>179</id>
<name>br_ln150</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>150</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>150</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446873320</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>402</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.38</m_delay>
<m_topoIndex>138</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_127">
<Value>
<Obj>
<type>0</type>
<id>181</id>
<name>top_addr_2</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>top_addr</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1946157184</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>460</item>
<item>461</item>
<item>462</item>
<item>463</item>
</oprand_edges>
<opcode>phi</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>139</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_128">
<Value>
<Obj>
<type>0</type>
<id>182</id>
<name>icmp_ln159</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>49</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>464</item>
<item>465</item>
</oprand_edges>
<opcode>icmp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.71</m_delay>
<m_topoIndex>78</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_129">
<Value>
<Obj>
<type>0</type>
<id>183</id>
<name>icmp_ln159_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446880784</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>466</item>
<item>467</item>
</oprand_edges>
<opcode>icmp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.69</m_delay>
<m_topoIndex>79</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_130">
<Value>
<Obj>
<type>0</type>
<id>184</id>
<name>xor_ln159</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>34</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>468</item>
<item>470</item>
</oprand_edges>
<opcode>xor</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>80</m_topoIndex>
<m_clusterGroupNumber>2</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_131">
<Value>
<Obj>
<type>0</type>
<id>185</id>
<name>and_ln159</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446883008</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>471</item>
<item>472</item>
</oprand_edges>
<opcode>and</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.12</m_delay>
<m_topoIndex>81</m_topoIndex>
<m_clusterGroupNumber>2</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_132">
<Value>
<Obj>
<type>0</type>
<id>186</id>
<name>br_ln159</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>159</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>159</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>473</item>
<item>474</item>
<item>475</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>82</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_133">
<Value>
<Obj>
<type>0</type>
<id>188</id>
<name>buffer_0_load</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>167</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>167</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>476</item>
<item>1145</item>
</oprand_edges>
<opcode>load</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>110</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_134">
<Value>
<Obj>
<type>0</type>
<id>189</id>
<name>buffer_1_load</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>167</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>167</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446885360</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>477</item>
<item>1144</item>
</oprand_edges>
<opcode>load</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>111</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_135">
<Value>
<Obj>
<type>0</type>
<id>190</id>
<name>trunc_ln167</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>167</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>167</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>478</item>
</oprand_edges>
<opcode>trunc</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>112</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_136">
<Value>
<Obj>
<type>0</type>
<id>191</id>
<name>select_ln167</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>167</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>167</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>479</item>
<item>480</item>
<item>481</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.30</m_delay>
<m_topoIndex>113</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_137">
<Value>
<Obj>
<type>0</type>
<id>192</id>
<name>zext_ln167</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>167</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>167</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>64</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>482</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>140</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_138">
<Value>
<Obj>
<type>0</type>
<id>193</id>
<name>add_ln167</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>167</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>167</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>64</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>483</item>
<item>484</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.14</m_delay>
<m_topoIndex>141</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_139">
<Value>
<Obj>
<type>0</type>
<id>194</id>
<name>gmem0_addr</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>167</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>167</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>485</item>
<item>486</item>
</oprand_edges>
<opcode>getelementptr</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>142</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_140">
<Value>
<Obj>
<type>0</type>
<id>195</id>
<name>gmem0_addr_req</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>167</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>167</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446894240</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>488</item>
<item>489</item>
<item>490</item>
</oprand_edges>
<opcode>writereq</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>2.43</m_delay>
<m_topoIndex>143</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_141">
<Value>
<Obj>
<type>0</type>
<id>196</id>
<name>gmem0_addr_write_ln167</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>167</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>167</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>5</count>
<item_version>0</item_version>
<item>492</item>
<item>493</item>
<item>494</item>
<item>495</item>
<item>1143</item>
</oprand_edges>
<opcode>write</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>2.43</m_delay>
<m_topoIndex>144</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_142">
<Value>
<Obj>
<type>0</type>
<id>197</id>
<name>gmem0_addr_resp</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>167</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>167</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>497</item>
<item>498</item>
<item>1142</item>
</oprand_edges>
<opcode>writeresp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>2.43</m_delay>
<m_topoIndex>145</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_143">
<Value>
<Obj>
<type>0</type>
<id>198</id>
<name>br_ln176</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>176</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>176</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>499</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>146</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_144">
<Value>
<Obj>
<type>0</type>
<id>200</id>
<name>icmp_ln186</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>186</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>186</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>500</item>
<item>501</item>
</oprand_edges>
<opcode>icmp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.68</m_delay>
<m_topoIndex>83</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_145">
<Value>
<Obj>
<type>0</type>
<id>201</id>
<name>icmp_ln186_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>186</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>186</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>502</item>
<item>503</item>
</oprand_edges>
<opcode>icmp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.67</m_delay>
<m_topoIndex>84</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_146">
<Value>
<Obj>
<type>0</type>
<id>202</id>
<name>icmp_ln186_2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>186</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>186</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>504</item>
<item>505</item>
</oprand_edges>
<opcode>icmp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.67</m_delay>
<m_topoIndex>85</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_147">
<Value>
<Obj>
<type>0</type>
<id>203</id>
<name>icmp_ln186_3</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>186</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>186</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>506</item>
<item>507</item>
</oprand_edges>
<opcode>icmp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.58</m_delay>
<m_topoIndex>86</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_148">
<Value>
<Obj>
<type>0</type>
<id>204</id>
<name>and_ln186</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>186</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>186</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>508</item>
<item>509</item>
</oprand_edges>
<opcode>and</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>87</m_topoIndex>
<m_clusterGroupNumber>3</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_149">
<Value>
<Obj>
<type>0</type>
<id>205</id>
<name>and_ln186_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>186</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>186</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>510</item>
<item>511</item>
</oprand_edges>
<opcode>and</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.12</m_delay>
<m_topoIndex>88</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_150">
<Value>
<Obj>
<type>0</type>
<id>206</id>
<name>and_ln186_2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>186</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>186</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>512</item>
<item>513</item>
</oprand_edges>
<opcode>and</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>89</m_topoIndex>
<m_clusterGroupNumber>3</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_151">
<Value>
<Obj>
<type>0</type>
<id>207</id>
<name>and_ln191</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>191</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>191</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>514</item>
<item>515</item>
</oprand_edges>
<opcode>and</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.12</m_delay>
<m_topoIndex>90</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_152">
<Value>
<Obj>
<type>0</type>
<id>208</id>
<name>lane_num_idx_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>189</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>189</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>lane_num_idx</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>516</item>
<item>518</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.78</m_delay>
<m_topoIndex>91</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_153">
<Value>
<Obj>
<type>0</type>
<id>209</id>
<name>select_ln188</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>188</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>188</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>519</item>
<item>520</item>
<item>521</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>92</m_topoIndex>
<m_clusterGroupNumber>3</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_154">
<Value>
<Obj>
<type>0</type>
<id>210</id>
<name>lane_num_idx_2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>186</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>186</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>lane_num_idx</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>522</item>
<item>523</item>
<item>524</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.24</m_delay>
<m_topoIndex>93</m_topoIndex>
<m_clusterGroupNumber>3</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_155">
<Value>
<Obj>
<type>0</type>
<id>211</id>
<name>out_idx_y_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>194</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>194</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>out_idx_y</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>525</item>
<item>526</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.78</m_delay>
<m_topoIndex>94</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_156">
<Value>
<Obj>
<type>0</type>
<id>212</id>
<name>select_ln193</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>193</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>193</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>527</item>
<item>528</item>
<item>529</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>95</m_topoIndex>
<m_clusterGroupNumber>4</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_157">
<Value>
<Obj>
<type>0</type>
<id>213</id>
<name>out_idx_y_2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>191</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>191</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>out_idx_y</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>530</item>
<item>531</item>
<item>532</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.24</m_delay>
<m_topoIndex>96</m_topoIndex>
<m_clusterGroupNumber>4</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_158">
<Value>
<Obj>
<type>0</type>
<id>214</id>
<name>add_ln199</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>199</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>199</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>533</item>
<item>534</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.78</m_delay>
<m_topoIndex>97</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_159">
<Value>
<Obj>
<type>0</type>
<id>215</id>
<name>out_idx_x_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>198</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>198</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>out_idx_x</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>535</item>
<item>536</item>
<item>537</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>98</m_topoIndex>
<m_clusterGroupNumber>5</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_160">
<Value>
<Obj>
<type>0</type>
<id>216</id>
<name>out_idx_x_2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>196</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>196</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>out_idx_x</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>538</item>
<item>539</item>
<item>540</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.24</m_delay>
<m_topoIndex>99</m_topoIndex>
<m_clusterGroupNumber>5</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_161">
<Value>
<Obj>
<type>0</type>
<id>217</id>
<name>lane_item_idx_1</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>204</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>204</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>lane_item_idx</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>541</item>
<item>542</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.70</m_delay>
<m_topoIndex>100</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_162">
<Value>
<Obj>
<type>0</type>
<id>218</id>
<name>lane_item_idx_2</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>201</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>201</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>lane_item_idx</originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>543</item>
<item>544</item>
<item>545</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.30</m_delay>
<m_topoIndex>101</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_163">
<Value>
<Obj>
<type>0</type>
<id>219</id>
<name>br_ln0</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>546</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>102</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_164">
<Value>
<Obj>
<type>0</type>
<id>221</id>
<name>_ln210</name>
<fileName>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</fileName>
<fileDirectory>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</fileDirectory>
<lineNumber>210</lineNumber>
<contextFuncName>memWrite</contextFuncName>
<contextNormFuncName>memWrite</contextNormFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/memWrite/memWrite</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp</first>
<second>memWrite</second>
</first>
<second>210</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>0</count>
<item_version>0</item_version>
</oprand_edges>
<opcode>ret</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>147</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
</nodes>
<consts class_id="15" tracking_level="0" version="0">
<count>19</count>
<item_version>0</item_version>
<item class_id="16" tracking_level="1" version="0" object_id="_165">
<Value>
<Obj>
<type>2</type>
<id>223</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>1</content>
</item>
<item class_id_reference="16" object_id="_166">
<Value>
<Obj>
<type>2</type>
<id>261</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_167">
<Value>
<Obj>
<type>2</type>
<id>268</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<const_type>0</const_type>
<content>1</content>
</item>
<item class_id_reference="16" object_id="_168">
<Value>
<Obj>
<type>2</type>
<id>283</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>16</content>
</item>
<item class_id_reference="16" object_id="_169">
<Value>
<Obj>
<type>2</type>
<id>287</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>17</bitwidth>
</Value>
<const_type>0</const_type>
<content>131071</content>
</item>
<item class_id_reference="16" object_id="_170">
<Value>
<Obj>
<type>2</type>
<id>290</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>9</bitwidth>
</Value>
<const_type>0</const_type>
<content>511</content>
</item>
<item class_id_reference="16" object_id="_171">
<Value>
<Obj>
<type>2</type>
<id>304</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_172">
<Value>
<Obj>
<type>2</type>
<id>309</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_173">
<Value>
<Obj>
<type>2</type>
<id>314</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_174">
<Value>
<Obj>
<type>2</type>
<id>352</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>8</content>
</item>
<item class_id_reference="16" object_id="_175">
<Value>
<Obj>
<type>2</type>
<id>354</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>15</content>
</item>
<item class_id_reference="16" object_id="_176">
<Value>
<Obj>
<type>2</type>
<id>407</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>18</content>
</item>
<item class_id_reference="16" object_id="_177">
<Value>
<Obj>
<type>2</type>
<id>409</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446270040</coreId>
</Obj>
<bitwidth>18</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_178">
<Value>
<Obj>
<type>2</type>
<id>415</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446813296</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>2</content>
</item>
<item class_id_reference="16" object_id="_179">
<Value>
<Obj>
<type>2</type>
<id>417</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>32</bitwidth>
</Value>
<const_type>0</const_type>
<content>17</content>
</item>
<item class_id_reference="16" object_id="_180">
<Value>
<Obj>
<type>2</type>
<id>429</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>2</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_181">
<Value>
<Obj>
<type>2</type>
<id>434</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>6</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_182">
<Value>
<Obj>
<type>2</type>
<id>469</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<const_type>0</const_type>
<content>1</content>
</item>
<item class_id_reference="16" object_id="_183">
<Value>
<Obj>
<type>2</type>
<id>517</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<const_type>0</const_type>
<content>1</content>
</item>
</consts>
<blocks class_id="17" tracking_level="0" version="0">
<count>11</count>
<item_version>0</item_version>
<item class_id="18" tracking_level="1" version="0" object_id="_184">
<Obj>
<type>3</type>
<id>108</id>
<name>.lr.ph</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>321</coreId>
</Obj>
<node_objs>
<count>45</count>
<item_version>0</item_version>
<item>18</item>
<item>19</item>
<item>65</item>
<item>66</item>
<item>67</item>
<item>68</item>
<item>69</item>
<item>70</item>
<item>71</item>
<item>72</item>
<item>73</item>
<item>74</item>
<item>75</item>
<item>76</item>
<item>77</item>
<item>78</item>
<item>79</item>
<item>80</item>
<item>81</item>
<item>82</item>
<item>83</item>
<item>84</item>
<item>85</item>
<item>86</item>
<item>87</item>
<item>88</item>
<item>89</item>
<item>90</item>
<item>91</item>
<item>92</item>
<item>93</item>
<item>94</item>
<item>95</item>
<item>96</item>
<item>97</item>
<item>98</item>
<item>99</item>
<item>100</item>
<item>101</item>
<item>102</item>
<item>103</item>
<item>104</item>
<item>105</item>
<item>106</item>
<item>107</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_185">
<Obj>
<type>3</type>
<id>118</id>
<name></name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>1919950882</coreId>
</Obj>
<node_objs>
<count>8</count>
<item_version>0</item_version>
<item>109</item>
<item>110</item>
<item>111</item>
<item>112</item>
<item>113</item>
<item>114</item>
<item>116</item>
<item>117</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_186">
<Obj>
<type>3</type>
<id>124</id>
<name>.split</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>2037672306</coreId>
</Obj>
<node_objs>
<count>4</count>
<item_version>0</item_version>
<item>120</item>
<item>121</item>
<item>122</item>
<item>123</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_187">
<Obj>
<type>3</type>
<id>132</id>
<name></name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<node_objs>
<count>7</count>
<item_version>0</item_version>
<item>125</item>
<item>126</item>
<item>127</item>
<item>128</item>
<item>129</item>
<item>130</item>
<item>131</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_188">
<Obj>
<type>3</type>
<id>150</id>
<name>.split._crit_edge</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446772568</coreId>
</Obj>
<node_objs>
<count>17</count>
<item_version>0</item_version>
<item>133</item>
<item>134</item>
<item>135</item>
<item>136</item>
<item>137</item>
<item>138</item>
<item>139</item>
<item>140</item>
<item>141</item>
<item>142</item>
<item>143</item>
<item>144</item>
<item>145</item>
<item>146</item>
<item>147</item>
<item>148</item>
<item>149</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_189">
<Obj>
<type>3</type>
<id>171</id>
<name></name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>446836024</coreId>
</Obj>
<node_objs>
<count>20</count>
<item_version>0</item_version>
<item>151</item>
<item>152</item>
<item>153</item>
<item>154</item>
<item>155</item>
<item>156</item>
<item>157</item>
<item>158</item>
<item>159</item>
<item>160</item>
<item>161</item>
<item>162</item>
<item>163</item>
<item>164</item>
<item>165</item>
<item>166</item>
<item>167</item>
<item>168</item>
<item>169</item>
<item>170</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_190">
<Obj>
<type>3</type>
<id>180</id>
<name></name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>9</coreId>
</Obj>
<node_objs>
<count>8</count>
<item_version>0</item_version>
<item>172</item>
<item>173</item>
<item>174</item>
<item>175</item>
<item>176</item>
<item>177</item>
<item>178</item>
<item>179</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_191">
<Obj>
<type>3</type>
<id>187</id>
<name></name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<node_objs>
<count>6</count>
<item_version>0</item_version>
<item>181</item>
<item>182</item>
<item>183</item>
<item>184</item>
<item>185</item>
<item>186</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_192">
<Obj>
<type>3</type>
<id>199</id>
<name></name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>132</coreId>
</Obj>
<node_objs>
<count>11</count>
<item_version>0</item_version>
<item>188</item>
<item>189</item>
<item>190</item>
<item>191</item>
<item>192</item>
<item>193</item>
<item>194</item>
<item>195</item>
<item>196</item>
<item>197</item>
<item>198</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_193">
<Obj>
<type>3</type>
<id>220</id>
<name>._crit_edge</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<node_objs>
<count>20</count>
<item_version>0</item_version>
<item>200</item>
<item>201</item>
<item>202</item>
<item>203</item>
<item>204</item>
<item>205</item>
<item>206</item>
<item>207</item>
<item>208</item>
<item>209</item>
<item>210</item>
<item>211</item>
<item>212</item>
<item>213</item>
<item>214</item>
<item>215</item>
<item>216</item>
<item>217</item>
<item>218</item>
<item>219</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_194">
<Obj>
<type>3</type>
<id>222</id>
<name>._crit_edge.loopexit</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<contextNormFuncName></contextNormFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<control></control>
<opType></opType>
<implIndex></implIndex>
<coreName></coreName>
<coreId>0</coreId>
</Obj>
<node_objs>
<count>1</count>
<item_version>0</item_version>
<item>221</item>
</node_objs>
</item>
</blocks>
<edges class_id="19" tracking_level="0" version="0">
<count>280</count>
<item_version>0</item_version>
<item class_id="20" tracking_level="1" version="0" object_id="_195">
<id>224</id>
<edge_type>1</edge_type>
<source_obj>223</source_obj>
<sink_obj>18</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_196">
<id>225</id>
<edge_type>1</edge_type>
<source_obj>223</source_obj>
<sink_obj>19</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_197">
<id>228</id>
<edge_type>1</edge_type>
<source_obj>13</source_obj>
<sink_obj>65</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_198">
<id>231</id>
<edge_type>1</edge_type>
<source_obj>10</source_obj>
<sink_obj>66</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_199">
<id>233</id>
<edge_type>1</edge_type>
<source_obj>9</source_obj>
<sink_obj>67</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_200">
<id>235</id>
<edge_type>1</edge_type>
<source_obj>8</source_obj>
<sink_obj>68</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_201">
<id>237</id>
<edge_type>1</edge_type>
<source_obj>7</source_obj>
<sink_obj>69</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_202">
<id>240</id>
<edge_type>1</edge_type>
<source_obj>6</source_obj>
<sink_obj>70</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_203">
<id>243</id>
<edge_type>1</edge_type>
<source_obj>5</source_obj>
<sink_obj>71</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_204">
<id>245</id>
<edge_type>1</edge_type>
<source_obj>4</source_obj>
<sink_obj>72</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_205">
<id>247</id>
<edge_type>1</edge_type>
<source_obj>3</source_obj>
<sink_obj>73</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_206">
<id>249</id>
<edge_type>1</edge_type>
<source_obj>2</source_obj>
<sink_obj>74</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_207">
<id>250</id>
<edge_type>1</edge_type>
<source_obj>74</source_obj>
<sink_obj>75</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_208">
<id>251</id>
<edge_type>1</edge_type>
<source_obj>74</source_obj>
<sink_obj>76</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_209">
<id>252</id>
<edge_type>1</edge_type>
<source_obj>73</source_obj>
<sink_obj>77</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_210">
<id>253</id>
<edge_type>1</edge_type>
<source_obj>73</source_obj>
<sink_obj>78</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_211">
<id>254</id>
<edge_type>1</edge_type>
<source_obj>72</source_obj>
<sink_obj>79</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_212">
<id>255</id>
<edge_type>1</edge_type>
<source_obj>72</source_obj>
<sink_obj>80</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_213">
<id>256</id>
<edge_type>1</edge_type>
<source_obj>67</source_obj>
<sink_obj>81</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_214">
<id>257</id>
<edge_type>1</edge_type>
<source_obj>67</source_obj>
<sink_obj>82</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_215">
<id>260</id>
<edge_type>1</edge_type>
<source_obj>67</source_obj>
<sink_obj>83</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_216">
<id>262</id>
<edge_type>1</edge_type>
<source_obj>261</source_obj>
<sink_obj>83</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_217">
<id>263</id>
<edge_type>1</edge_type>
<source_obj>83</source_obj>
<sink_obj>84</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_218">
<id>264</id>
<edge_type>1</edge_type>
<source_obj>84</source_obj>
<sink_obj>85</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_219">
<id>265</id>
<edge_type>1</edge_type>
<source_obj>80</source_obj>
<sink_obj>85</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_220">
<id>266</id>
<edge_type>1</edge_type>
<source_obj>85</source_obj>
<sink_obj>86</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_221">
<id>267</id>
<edge_type>1</edge_type>
<source_obj>66</source_obj>
<sink_obj>87</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_222">
<id>269</id>
<edge_type>1</edge_type>
<source_obj>268</source_obj>
<sink_obj>87</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_223">
<id>270</id>
<edge_type>1</edge_type>
<source_obj>68</source_obj>
<sink_obj>88</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_224">
<id>271</id>
<edge_type>1</edge_type>
<source_obj>88</source_obj>
<sink_obj>89</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_225">
<id>272</id>
<edge_type>1</edge_type>
<source_obj>78</source_obj>
<sink_obj>89</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_226">
<id>273</id>
<edge_type>1</edge_type>
<source_obj>89</source_obj>
<sink_obj>90</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_227">
<id>274</id>
<edge_type>1</edge_type>
<source_obj>71</source_obj>
<sink_obj>91</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_228">
<id>275</id>
<edge_type>1</edge_type>
<source_obj>69</source_obj>
<sink_obj>92</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_229">
<id>276</id>
<edge_type>1</edge_type>
<source_obj>92</source_obj>
<sink_obj>93</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_230">
<id>277</id>
<edge_type>1</edge_type>
<source_obj>76</source_obj>
<sink_obj>93</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_231">
<id>278</id>
<edge_type>1</edge_type>
<source_obj>93</source_obj>
<sink_obj>94</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_232">
<id>281</id>
<edge_type>1</edge_type>
<source_obj>85</source_obj>
<sink_obj>95</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_233">
<id>282</id>
<edge_type>1</edge_type>
<source_obj>223</source_obj>
<sink_obj>95</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_234">
<id>284</id>
<edge_type>1</edge_type>
<source_obj>283</source_obj>
<sink_obj>95</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_235">
<id>285</id>
<edge_type>1</edge_type>
<source_obj>95</source_obj>
<sink_obj>96</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_236">
<id>286</id>
<edge_type>1</edge_type>
<source_obj>96</source_obj>
<sink_obj>97</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_237">
<id>288</id>
<edge_type>1</edge_type>
<source_obj>287</source_obj>
<sink_obj>97</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_238">
<id>289</id>
<edge_type>1</edge_type>
<source_obj>77</source_obj>
<sink_obj>98</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_239">
<id>291</id>
<edge_type>1</edge_type>
<source_obj>290</source_obj>
<sink_obj>98</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_240">
<id>292</id>
<edge_type>1</edge_type>
<source_obj>98</source_obj>
<sink_obj>99</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_241">
<id>293</id>
<edge_type>1</edge_type>
<source_obj>75</source_obj>
<sink_obj>100</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_242">
<id>294</id>
<edge_type>1</edge_type>
<source_obj>290</source_obj>
<sink_obj>100</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_243">
<id>295</id>
<edge_type>1</edge_type>
<source_obj>100</source_obj>
<sink_obj>101</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_244">
<id>296</id>
<edge_type>1</edge_type>
<source_obj>78</source_obj>
<sink_obj>102</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_245">
<id>297</id>
<edge_type>1</edge_type>
<source_obj>76</source_obj>
<sink_obj>102</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_246">
<id>298</id>
<edge_type>1</edge_type>
<source_obj>102</source_obj>
<sink_obj>103</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_247">
<id>299</id>
<edge_type>1</edge_type>
<source_obj>103</source_obj>
<sink_obj>104</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_248">
<id>300</id>
<edge_type>1</edge_type>
<source_obj>86</source_obj>
<sink_obj>104</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_249">
<id>301</id>
<edge_type>1</edge_type>
<source_obj>70</source_obj>
<sink_obj>105</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_250">
<id>302</id>
<edge_type>1</edge_type>
<source_obj>70</source_obj>
<sink_obj>106</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_251">
<id>303</id>
<edge_type>2</edge_type>
<source_obj>118</source_obj>
<sink_obj>107</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_252">
<id>305</id>
<edge_type>1</edge_type>
<source_obj>304</source_obj>
<sink_obj>109</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_253">
<id>306</id>
<edge_type>2</edge_type>
<source_obj>108</source_obj>
<sink_obj>109</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_254">
<id>307</id>
<edge_type>1</edge_type>
<source_obj>114</source_obj>
<sink_obj>109</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_255">
<id>308</id>
<edge_type>2</edge_type>
<source_obj>220</source_obj>
<sink_obj>109</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_256">
<id>310</id>
<edge_type>1</edge_type>
<source_obj>309</source_obj>
<sink_obj>110</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_257">
<id>311</id>
<edge_type>2</edge_type>
<source_obj>108</source_obj>
<sink_obj>110</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_258">
<id>312</id>
<edge_type>1</edge_type>
<source_obj>210</source_obj>
<sink_obj>110</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_259">
<id>313</id>
<edge_type>2</edge_type>
<source_obj>220</source_obj>
<sink_obj>110</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_260">
<id>315</id>
<edge_type>1</edge_type>
<source_obj>314</source_obj>
<sink_obj>111</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_261">
<id>316</id>
<edge_type>2</edge_type>
<source_obj>108</source_obj>
<sink_obj>111</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_262">
<id>317</id>
<edge_type>1</edge_type>
<source_obj>218</source_obj>
<sink_obj>111</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_263">
<id>318</id>
<edge_type>2</edge_type>
<source_obj>220</source_obj>
<sink_obj>111</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_264">
<id>319</id>
<edge_type>1</edge_type>
<source_obj>309</source_obj>
<sink_obj>112</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_265">
<id>320</id>
<edge_type>2</edge_type>
<source_obj>108</source_obj>
<sink_obj>112</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_266">
<id>321</id>
<edge_type>1</edge_type>
<source_obj>213</source_obj>
<sink_obj>112</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_267">
<id>322</id>
<edge_type>2</edge_type>
<source_obj>220</source_obj>
<sink_obj>112</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_268">
<id>323</id>
<edge_type>1</edge_type>
<source_obj>309</source_obj>
<sink_obj>113</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_269">
<id>324</id>
<edge_type>2</edge_type>
<source_obj>108</source_obj>
<sink_obj>113</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_270">
<id>325</id>
<edge_type>1</edge_type>
<source_obj>216</source_obj>
<sink_obj>113</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_271">
<id>326</id>
<edge_type>2</edge_type>
<source_obj>220</source_obj>
<sink_obj>113</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_272">
<id>327</id>
<edge_type>1</edge_type>
<source_obj>109</source_obj>
<sink_obj>114</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_273">
<id>328</id>
<edge_type>1</edge_type>
<source_obj>223</source_obj>
<sink_obj>114</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_274">
<id>329</id>
<edge_type>1</edge_type>
<source_obj>109</source_obj>
<sink_obj>116</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_275">
<id>330</id>
<edge_type>1</edge_type>
<source_obj>104</source_obj>
<sink_obj>116</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_276">
<id>331</id>
<edge_type>1</edge_type>
<source_obj>116</source_obj>
<sink_obj>117</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_277">
<id>332</id>
<edge_type>2</edge_type>
<source_obj>124</source_obj>
<sink_obj>117</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_278">
<id>333</id>
<edge_type>2</edge_type>
<source_obj>222</source_obj>
<sink_obj>117</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_279">
<id>334</id>
<edge_type>1</edge_type>
<source_obj>111</source_obj>
<sink_obj>120</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_280">
<id>335</id>
<edge_type>1</edge_type>
<source_obj>111</source_obj>
<sink_obj>121</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_281">
<id>336</id>
<edge_type>1</edge_type>
<source_obj>111</source_obj>
<sink_obj>122</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_282">
<id>337</id>
<edge_type>1</edge_type>
<source_obj>314</source_obj>
<sink_obj>122</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_283">
<id>338</id>
<edge_type>1</edge_type>
<source_obj>122</source_obj>
<sink_obj>123</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_284">
<id>339</id>
<edge_type>2</edge_type>
<source_obj>150</source_obj>
<sink_obj>123</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_285">
<id>340</id>
<edge_type>2</edge_type>
<source_obj>132</source_obj>
<sink_obj>123</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_286">
<id>343</id>
<edge_type>1</edge_type>
<source_obj>14</source_obj>
<sink_obj>125</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_287">
<id>344</id>
<edge_type>1</edge_type>
<source_obj>15</source_obj>
<sink_obj>125</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_288">
<id>345</id>
<edge_type>1</edge_type>
<source_obj>16</source_obj>
<sink_obj>125</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_289">
<id>346</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>125</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_290">
<id>347</id>
<edge_type>1</edge_type>
<source_obj>125</source_obj>
<sink_obj>126</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_291">
<id>348</id>
<edge_type>1</edge_type>
<source_obj>126</source_obj>
<sink_obj>127</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_292">
<id>351</id>
<edge_type>1</edge_type>
<source_obj>126</source_obj>
<sink_obj>128</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_293">
<id>353</id>
<edge_type>1</edge_type>
<source_obj>352</source_obj>
<sink_obj>128</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_294">
<id>355</id>
<edge_type>1</edge_type>
<source_obj>354</source_obj>
<sink_obj>128</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_295">
<id>356</id>
<edge_type>1</edge_type>
<source_obj>128</source_obj>
<sink_obj>129</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_296">
<id>357</id>
<edge_type>1</edge_type>
<source_obj>19</source_obj>
<sink_obj>129</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_297">
<id>358</id>
<edge_type>1</edge_type>
<source_obj>127</source_obj>
<sink_obj>130</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_298">
<id>359</id>
<edge_type>1</edge_type>
<source_obj>18</source_obj>
<sink_obj>130</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_299">
<id>360</id>
<edge_type>2</edge_type>
<source_obj>150</source_obj>
<sink_obj>131</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_300">
<id>361</id>
<edge_type>1</edge_type>
<source_obj>110</source_obj>
<sink_obj>133</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_301">
<id>362</id>
<edge_type>1</edge_type>
<source_obj>112</source_obj>
<sink_obj>134</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_302">
<id>363</id>
<edge_type>1</edge_type>
<source_obj>90</source_obj>
<sink_obj>135</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_303">
<id>364</id>
<edge_type>1</edge_type>
<source_obj>134</source_obj>
<sink_obj>135</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_304">
<id>365</id>
<edge_type>1</edge_type>
<source_obj>135</source_obj>
<sink_obj>136</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_305">
<id>366</id>
<edge_type>1</edge_type>
<source_obj>136</source_obj>
<sink_obj>137</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_306">
<id>367</id>
<edge_type>1</edge_type>
<source_obj>91</source_obj>
<sink_obj>137</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_307">
<id>368</id>
<edge_type>1</edge_type>
<source_obj>137</source_obj>
<sink_obj>138</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_308">
<id>369</id>
<edge_type>1</edge_type>
<source_obj>137</source_obj>
<sink_obj>139</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_309">
<id>370</id>
<edge_type>1</edge_type>
<source_obj>113</source_obj>
<sink_obj>140</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_310">
<id>371</id>
<edge_type>1</edge_type>
<source_obj>94</source_obj>
<sink_obj>141</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_311">
<id>372</id>
<edge_type>1</edge_type>
<source_obj>140</source_obj>
<sink_obj>141</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_312">
<id>373</id>
<edge_type>1</edge_type>
<source_obj>141</source_obj>
<sink_obj>142</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_313">
<id>376</id>
<edge_type>1</edge_type>
<source_obj>110</source_obj>
<sink_obj>143</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_314">
<id>377</id>
<edge_type>1</edge_type>
<source_obj>261</source_obj>
<sink_obj>143</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_315">
<id>378</id>
<edge_type>1</edge_type>
<source_obj>143</source_obj>
<sink_obj>144</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_316">
<id>379</id>
<edge_type>1</edge_type>
<source_obj>144</source_obj>
<sink_obj>145</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_317">
<id>380</id>
<edge_type>1</edge_type>
<source_obj>121</source_obj>
<sink_obj>145</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_318">
<id>381</id>
<edge_type>1</edge_type>
<source_obj>145</source_obj>
<sink_obj>146</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_319">
<id>382</id>
<edge_type>1</edge_type>
<source_obj>146</source_obj>
<sink_obj>147</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_320">
<id>383</id>
<edge_type>1</edge_type>
<source_obj>81</source_obj>
<sink_obj>147</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_321">
<id>384</id>
<edge_type>1</edge_type>
<source_obj>147</source_obj>
<sink_obj>148</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_322">
<id>385</id>
<edge_type>1</edge_type>
<source_obj>87</source_obj>
<sink_obj>149</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_323">
<id>386</id>
<edge_type>2</edge_type>
<source_obj>171</source_obj>
<sink_obj>149</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_324">
<id>387</id>
<edge_type>2</edge_type>
<source_obj>180</source_obj>
<sink_obj>149</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_325">
<id>388</id>
<edge_type>1</edge_type>
<source_obj>110</source_obj>
<sink_obj>172</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_326">
<id>389</id>
<edge_type>1</edge_type>
<source_obj>172</source_obj>
<sink_obj>173</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_327">
<id>390</id>
<edge_type>1</edge_type>
<source_obj>105</source_obj>
<sink_obj>173</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_328">
<id>391</id>
<edge_type>1</edge_type>
<source_obj>139</source_obj>
<sink_obj>174</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_329">
<id>392</id>
<edge_type>1</edge_type>
<source_obj>173</source_obj>
<sink_obj>174</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_330">
<id>393</id>
<edge_type>1</edge_type>
<source_obj>141</source_obj>
<sink_obj>175</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_331">
<id>394</id>
<edge_type>1</edge_type>
<source_obj>174</source_obj>
<sink_obj>176</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_332">
<id>395</id>
<edge_type>1</edge_type>
<source_obj>175</source_obj>
<sink_obj>176</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_333">
<id>398</id>
<edge_type>1</edge_type>
<source_obj>176</source_obj>
<sink_obj>177</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_334">
<id>399</id>
<edge_type>1</edge_type>
<source_obj>261</source_obj>
<sink_obj>177</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_335">
<id>400</id>
<edge_type>1</edge_type>
<source_obj>177</source_obj>
<sink_obj>178</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_336">
<id>401</id>
<edge_type>1</edge_type>
<source_obj>120</source_obj>
<sink_obj>178</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_337">
<id>402</id>
<edge_type>2</edge_type>
<source_obj>187</source_obj>
<sink_obj>179</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_338">
<id>403</id>
<edge_type>1</edge_type>
<source_obj>147</source_obj>
<sink_obj>151</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_339">
<id>406</id>
<edge_type>1</edge_type>
<source_obj>147</source_obj>
<sink_obj>152</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_340">
<id>408</id>
<edge_type>1</edge_type>
<source_obj>407</source_obj>
<sink_obj>152</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_341">
<id>410</id>
<edge_type>1</edge_type>
<source_obj>409</source_obj>
<sink_obj>153</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_342">
<id>411</id>
<edge_type>1</edge_type>
<source_obj>151</source_obj>
<sink_obj>153</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_343">
<id>414</id>
<edge_type>1</edge_type>
<source_obj>153</source_obj>
<sink_obj>154</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_344">
<id>416</id>
<edge_type>1</edge_type>
<source_obj>415</source_obj>
<sink_obj>154</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_345">
<id>418</id>
<edge_type>1</edge_type>
<source_obj>417</source_obj>
<sink_obj>154</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_346">
<id>419</id>
<edge_type>1</edge_type>
<source_obj>309</source_obj>
<sink_obj>155</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_347">
<id>420</id>
<edge_type>1</edge_type>
<source_obj>154</source_obj>
<sink_obj>155</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_348">
<id>423</id>
<edge_type>1</edge_type>
<source_obj>147</source_obj>
<sink_obj>156</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_349">
<id>424</id>
<edge_type>1</edge_type>
<source_obj>415</source_obj>
<sink_obj>156</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_350">
<id>425</id>
<edge_type>1</edge_type>
<source_obj>417</source_obj>
<sink_obj>156</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_351">
<id>426</id>
<edge_type>1</edge_type>
<source_obj>152</source_obj>
<sink_obj>157</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_352">
<id>427</id>
<edge_type>1</edge_type>
<source_obj>155</source_obj>
<sink_obj>157</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_353">
<id>428</id>
<edge_type>1</edge_type>
<source_obj>156</source_obj>
<sink_obj>157</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_354">
<id>430</id>
<edge_type>1</edge_type>
<source_obj>429</source_obj>
<sink_obj>158</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_355">
<id>431</id>
<edge_type>1</edge_type>
<source_obj>148</source_obj>
<sink_obj>158</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_356">
<id>435</id>
<edge_type>1</edge_type>
<source_obj>434</source_obj>
<sink_obj>159</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_357">
<id>436</id>
<edge_type>1</edge_type>
<source_obj>158</source_obj>
<sink_obj>159</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_358">
<id>437</id>
<edge_type>1</edge_type>
<source_obj>314</source_obj>
<sink_obj>160</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_359">
<id>438</id>
<edge_type>1</edge_type>
<source_obj>159</source_obj>
<sink_obj>160</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_360">
<id>439</id>
<edge_type>1</edge_type>
<source_obj>157</source_obj>
<sink_obj>161</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_361">
<id>440</id>
<edge_type>1</edge_type>
<source_obj>161</source_obj>
<sink_obj>162</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_362">
<id>441</id>
<edge_type>1</edge_type>
<source_obj>106</source_obj>
<sink_obj>162</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_363">
<id>443</id>
<edge_type>1</edge_type>
<source_obj>434</source_obj>
<sink_obj>163</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_364">
<id>444</id>
<edge_type>1</edge_type>
<source_obj>148</source_obj>
<sink_obj>163</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_365">
<id>445</id>
<edge_type>1</edge_type>
<source_obj>152</source_obj>
<sink_obj>164</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_366">
<id>446</id>
<edge_type>1</edge_type>
<source_obj>160</source_obj>
<sink_obj>164</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_367">
<id>447</id>
<edge_type>1</edge_type>
<source_obj>163</source_obj>
<sink_obj>164</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_368">
<id>448</id>
<edge_type>1</edge_type>
<source_obj>164</source_obj>
<sink_obj>165</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_369">
<id>449</id>
<edge_type>1</edge_type>
<source_obj>142</source_obj>
<sink_obj>166</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_370">
<id>450</id>
<edge_type>1</edge_type>
<source_obj>162</source_obj>
<sink_obj>166</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_371">
<id>451</id>
<edge_type>1</edge_type>
<source_obj>166</source_obj>
<sink_obj>167</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_372">
<id>452</id>
<edge_type>1</edge_type>
<source_obj>138</source_obj>
<sink_obj>167</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_373">
<id>455</id>
<edge_type>1</edge_type>
<source_obj>167</source_obj>
<sink_obj>168</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_374">
<id>456</id>
<edge_type>1</edge_type>
<source_obj>429</source_obj>
<sink_obj>168</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_375">
<id>457</id>
<edge_type>1</edge_type>
<source_obj>168</source_obj>
<sink_obj>169</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_376">
<id>458</id>
<edge_type>1</edge_type>
<source_obj>165</source_obj>
<sink_obj>169</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_377">
<id>459</id>
<edge_type>2</edge_type>
<source_obj>187</source_obj>
<sink_obj>170</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_378">
<id>460</id>
<edge_type>1</edge_type>
<source_obj>178</source_obj>
<sink_obj>181</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_379">
<id>461</id>
<edge_type>2</edge_type>
<source_obj>180</source_obj>
<sink_obj>181</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_380">
<id>462</id>
<edge_type>1</edge_type>
<source_obj>169</source_obj>
<sink_obj>181</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_381">
<id>463</id>
<edge_type>2</edge_type>
<source_obj>171</source_obj>
<sink_obj>181</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_382">
<id>464</id>
<edge_type>1</edge_type>
<source_obj>147</source_obj>
<sink_obj>182</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_383">
<id>465</id>
<edge_type>1</edge_type>
<source_obj>79</source_obj>
<sink_obj>182</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_384">
<id>466</id>
<edge_type>1</edge_type>
<source_obj>145</source_obj>
<sink_obj>183</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_385">
<id>467</id>
<edge_type>1</edge_type>
<source_obj>82</source_obj>
<sink_obj>183</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_386">
<id>468</id>
<edge_type>1</edge_type>
<source_obj>183</source_obj>
<sink_obj>184</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_387">
<id>470</id>
<edge_type>1</edge_type>
<source_obj>469</source_obj>
<sink_obj>184</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_388">
<id>471</id>
<edge_type>1</edge_type>
<source_obj>182</source_obj>
<sink_obj>185</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_389">
<id>472</id>
<edge_type>1</edge_type>
<source_obj>184</source_obj>
<sink_obj>185</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_390">
<id>473</id>
<edge_type>1</edge_type>
<source_obj>185</source_obj>
<sink_obj>186</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_391">
<id>474</id>
<edge_type>2</edge_type>
<source_obj>220</source_obj>
<sink_obj>186</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_392">
<id>475</id>
<edge_type>2</edge_type>
<source_obj>199</source_obj>
<sink_obj>186</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_393">
<id>476</id>
<edge_type>1</edge_type>
<source_obj>18</source_obj>
<sink_obj>188</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_394">
<id>477</id>
<edge_type>1</edge_type>
<source_obj>19</source_obj>
<sink_obj>189</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_395">
<id>478</id>
<edge_type>1</edge_type>
<source_obj>111</source_obj>
<sink_obj>190</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_396">
<id>479</id>
<edge_type>1</edge_type>
<source_obj>190</source_obj>
<sink_obj>191</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_397">
<id>480</id>
<edge_type>1</edge_type>
<source_obj>189</source_obj>
<sink_obj>191</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_398">
<id>481</id>
<edge_type>1</edge_type>
<source_obj>188</source_obj>
<sink_obj>191</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_399">
<id>482</id>
<edge_type>1</edge_type>
<source_obj>181</source_obj>
<sink_obj>192</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_400">
<id>483</id>
<edge_type>1</edge_type>
<source_obj>192</source_obj>
<sink_obj>193</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_401">
<id>484</id>
<edge_type>1</edge_type>
<source_obj>65</source_obj>
<sink_obj>193</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_402">
<id>485</id>
<edge_type>1</edge_type>
<source_obj>1</source_obj>
<sink_obj>194</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_403">
<id>486</id>
<edge_type>1</edge_type>
<source_obj>193</source_obj>
<sink_obj>194</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_404">
<id>489</id>
<edge_type>1</edge_type>
<source_obj>194</source_obj>
<sink_obj>195</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_405">
<id>490</id>
<edge_type>1</edge_type>
<source_obj>223</source_obj>
<sink_obj>195</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_406">
<id>493</id>
<edge_type>1</edge_type>
<source_obj>194</source_obj>
<sink_obj>196</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_407">
<id>494</id>
<edge_type>1</edge_type>
<source_obj>191</source_obj>
<sink_obj>196</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_408">
<id>495</id>
<edge_type>1</edge_type>
<source_obj>469</source_obj>
<sink_obj>196</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_409">
<id>498</id>
<edge_type>1</edge_type>
<source_obj>194</source_obj>
<sink_obj>197</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_410">
<id>499</id>
<edge_type>2</edge_type>
<source_obj>220</source_obj>
<sink_obj>198</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_411">
<id>500</id>
<edge_type>1</edge_type>
<source_obj>133</source_obj>
<sink_obj>200</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_412">
<id>501</id>
<edge_type>1</edge_type>
<source_obj>97</source_obj>
<sink_obj>200</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_413">
<id>502</id>
<edge_type>1</edge_type>
<source_obj>134</source_obj>
<sink_obj>201</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_414">
<id>503</id>
<edge_type>1</edge_type>
<source_obj>99</source_obj>
<sink_obj>201</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_415">
<id>504</id>
<edge_type>1</edge_type>
<source_obj>140</source_obj>
<sink_obj>202</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_416">
<id>505</id>
<edge_type>1</edge_type>
<source_obj>101</source_obj>
<sink_obj>202</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_417">
<id>506</id>
<edge_type>1</edge_type>
<source_obj>111</source_obj>
<sink_obj>203</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_418">
<id>507</id>
<edge_type>1</edge_type>
<source_obj>268</source_obj>
<sink_obj>203</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_419">
<id>508</id>
<edge_type>1</edge_type>
<source_obj>200</source_obj>
<sink_obj>204</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_420">
<id>509</id>
<edge_type>1</edge_type>
<source_obj>201</source_obj>
<sink_obj>204</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_421">
<id>510</id>
<edge_type>1</edge_type>
<source_obj>202</source_obj>
<sink_obj>205</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_422">
<id>511</id>
<edge_type>1</edge_type>
<source_obj>203</source_obj>
<sink_obj>205</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_423">
<id>512</id>
<edge_type>1</edge_type>
<source_obj>205</source_obj>
<sink_obj>206</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_424">
<id>513</id>
<edge_type>1</edge_type>
<source_obj>204</source_obj>
<sink_obj>206</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_425">
<id>514</id>
<edge_type>1</edge_type>
<source_obj>205</source_obj>
<sink_obj>207</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_426">
<id>515</id>
<edge_type>1</edge_type>
<source_obj>201</source_obj>
<sink_obj>207</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_427">
<id>516</id>
<edge_type>1</edge_type>
<source_obj>110</source_obj>
<sink_obj>208</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_428">
<id>518</id>
<edge_type>1</edge_type>
<source_obj>517</source_obj>
<sink_obj>208</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_429">
<id>519</id>
<edge_type>1</edge_type>
<source_obj>207</source_obj>
<sink_obj>209</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_430">
<id>520</id>
<edge_type>1</edge_type>
<source_obj>208</source_obj>
<sink_obj>209</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_431">
<id>521</id>
<edge_type>1</edge_type>
<source_obj>110</source_obj>
<sink_obj>209</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_432">
<id>522</id>
<edge_type>1</edge_type>
<source_obj>206</source_obj>
<sink_obj>210</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_433">
<id>523</id>
<edge_type>1</edge_type>
<source_obj>309</source_obj>
<sink_obj>210</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_434">
<id>524</id>
<edge_type>1</edge_type>
<source_obj>209</source_obj>
<sink_obj>210</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_435">
<id>525</id>
<edge_type>1</edge_type>
<source_obj>112</source_obj>
<sink_obj>211</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_436">
<id>526</id>
<edge_type>1</edge_type>
<source_obj>517</source_obj>
<sink_obj>211</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_437">
<id>527</id>
<edge_type>1</edge_type>
<source_obj>205</source_obj>
<sink_obj>212</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_438">
<id>528</id>
<edge_type>1</edge_type>
<source_obj>211</source_obj>
<sink_obj>212</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_439">
<id>529</id>
<edge_type>1</edge_type>
<source_obj>112</source_obj>
<sink_obj>212</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_440">
<id>530</id>
<edge_type>1</edge_type>
<source_obj>207</source_obj>
<sink_obj>213</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_441">
<id>531</id>
<edge_type>1</edge_type>
<source_obj>309</source_obj>
<sink_obj>213</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_442">
<id>532</id>
<edge_type>1</edge_type>
<source_obj>212</source_obj>
<sink_obj>213</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_443">
<id>533</id>
<edge_type>1</edge_type>
<source_obj>113</source_obj>
<sink_obj>214</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_444">
<id>534</id>
<edge_type>1</edge_type>
<source_obj>517</source_obj>
<sink_obj>214</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_445">
<id>535</id>
<edge_type>1</edge_type>
<source_obj>203</source_obj>
<sink_obj>215</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_446">
<id>536</id>
<edge_type>1</edge_type>
<source_obj>214</source_obj>
<sink_obj>215</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_447">
<id>537</id>
<edge_type>1</edge_type>
<source_obj>113</source_obj>
<sink_obj>215</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_448">
<id>538</id>
<edge_type>1</edge_type>
<source_obj>205</source_obj>
<sink_obj>216</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_449">
<id>539</id>
<edge_type>1</edge_type>
<source_obj>309</source_obj>
<sink_obj>216</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_450">
<id>540</id>
<edge_type>1</edge_type>
<source_obj>215</source_obj>
<sink_obj>216</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_451">
<id>541</id>
<edge_type>1</edge_type>
<source_obj>111</source_obj>
<sink_obj>217</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_452">
<id>542</id>
<edge_type>1</edge_type>
<source_obj>268</source_obj>
<sink_obj>217</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_453">
<id>543</id>
<edge_type>1</edge_type>
<source_obj>203</source_obj>
<sink_obj>218</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_454">
<id>544</id>
<edge_type>1</edge_type>
<source_obj>314</source_obj>
<sink_obj>218</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_455">
<id>545</id>
<edge_type>1</edge_type>
<source_obj>217</source_obj>
<sink_obj>218</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_456">
<id>546</id>
<edge_type>2</edge_type>
<source_obj>118</source_obj>
<sink_obj>219</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_457">
<id>1128</id>
<edge_type>2</edge_type>
<source_obj>108</source_obj>
<sink_obj>118</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_458">
<id>1129</id>
<edge_type>2</edge_type>
<source_obj>118</source_obj>
<sink_obj>222</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_459">
<id>1130</id>
<edge_type>2</edge_type>
<source_obj>118</source_obj>
<sink_obj>124</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_460">
<id>1131</id>
<edge_type>2</edge_type>
<source_obj>124</source_obj>
<sink_obj>132</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_461">
<id>1132</id>
<edge_type>2</edge_type>
<source_obj>124</source_obj>
<sink_obj>150</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_462">
<id>1133</id>
<edge_type>2</edge_type>
<source_obj>132</source_obj>
<sink_obj>150</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_463">
<id>1134</id>
<edge_type>2</edge_type>
<source_obj>150</source_obj>
<sink_obj>180</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_464">
<id>1135</id>
<edge_type>2</edge_type>
<source_obj>150</source_obj>
<sink_obj>171</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_465">
<id>1136</id>
<edge_type>2</edge_type>
<source_obj>171</source_obj>
<sink_obj>187</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_466">
<id>1137</id>
<edge_type>2</edge_type>
<source_obj>180</source_obj>
<sink_obj>187</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_467">
<id>1138</id>
<edge_type>2</edge_type>
<source_obj>187</source_obj>
<sink_obj>199</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_468">
<id>1139</id>
<edge_type>2</edge_type>
<source_obj>187</source_obj>
<sink_obj>220</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_469">
<id>1140</id>
<edge_type>2</edge_type>
<source_obj>199</source_obj>
<sink_obj>220</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_470">
<id>1141</id>
<edge_type>2</edge_type>
<source_obj>220</source_obj>
<sink_obj>118</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_471">
<id>1142</id>
<edge_type>4</edge_type>
<source_obj>196</source_obj>
<sink_obj>197</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_472">
<id>1143</id>
<edge_type>4</edge_type>
<source_obj>195</source_obj>
<sink_obj>196</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_473">
<id>1144</id>
<edge_type>4</edge_type>
<source_obj>129</source_obj>
<sink_obj>189</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_474">
<id>1145</id>
<edge_type>4</edge_type>
<source_obj>130</source_obj>
<sink_obj>188</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
</edges>
</cdfg>
<cdfg_regions class_id="21" tracking_level="0" version="0">
<count>4</count>
<item_version>0</item_version>
<item class_id="22" tracking_level="1" version="0" object_id="_475">
<mId>1</mId>
<mTag>memWrite</mTag>
<mNormTag>memWrite</mNormTag>
<mType>0</mType>
<sub_regions>
<count>3</count>
<item_version>0</item_version>
<item>2</item>
<item>3</item>
<item>4</item>
</sub_regions>
<basic_blocks>
<count>0</count>
<item_version>0</item_version>
</basic_blocks>
<mII>-1</mII>
<mDepth>-1</mDepth>
<mMinTripCount>-1</mMinTripCount>
<mMaxTripCount>-1</mMaxTripCount>
<mMinLatency>-1</mMinLatency>
<mMaxLatency>-1</mMaxLatency>
<mIsDfPipe>0</mIsDfPipe>
<mDfPipe class_id="-1"></mDfPipe>
</item>
<item class_id_reference="22" object_id="_476">
<mId>2</mId>
<mTag>Entry</mTag>
<mNormTag>Entry</mNormTag>
<mType>0</mType>
<sub_regions>
<count>0</count>
<item_version>0</item_version>
</sub_regions>
<basic_blocks>
<count>1</count>
<item_version>0</item_version>
<item>108</item>
</basic_blocks>
<mII>-1</mII>
<mDepth>-1</mDepth>
<mMinTripCount>-1</mMinTripCount>
<mMaxTripCount>-1</mMaxTripCount>
<mMinLatency>4</mMinLatency>
<mMaxLatency>4</mMaxLatency>
<mIsDfPipe>0</mIsDfPipe>
<mDfPipe class_id="-1"></mDfPipe>
</item>
<item class_id_reference="22" object_id="_477">
<mId>3</mId>
<mTag>VITIS_LOOP_96_1</mTag>
<mNormTag>VITIS_LOOP_96_1</mNormTag>
<mType>1</mType>
<sub_regions>
<count>0</count>
<item_version>0</item_version>
</sub_regions>
<basic_blocks>
<count>9</count>
<item_version>0</item_version>
<item>118</item>
<item>124</item>
<item>132</item>
<item>150</item>
<item>171</item>
<item>180</item>
<item>187</item>
<item>199</item>
<item>220</item>
</basic_blocks>
<mII>1</mII>
<mDepth>76</mDepth>
<mMinTripCount>-1</mMinTripCount>
<mMaxTripCount>-1</mMaxTripCount>
<mMinLatency>-1</mMinLatency>
<mMaxLatency>-1</mMaxLatency>
<mIsDfPipe>0</mIsDfPipe>
<mDfPipe class_id="-1"></mDfPipe>
</item>
<item class_id_reference="22" object_id="_478">
<mId>4</mId>
<mTag>Return</mTag>
<mNormTag>Return</mNormTag>
<mType>0</mType>
<sub_regions>
<count>0</count>
<item_version>0</item_version>
</sub_regions>
<basic_blocks>
<count>1</count>
<item_version>0</item_version>
<item>222</item>
</basic_blocks>
<mII>-1</mII>
<mDepth>-1</mDepth>
<mMinTripCount>-1</mMinTripCount>
<mMaxTripCount>-1</mMaxTripCount>
<mMinLatency>0</mMinLatency>
<mMaxLatency>0</mMaxLatency>
<mIsDfPipe>0</mIsDfPipe>
<mDfPipe class_id="-1"></mDfPipe>
</item>
</cdfg_regions>
<fsm class_id="-1"></fsm>
<res class_id="-1"></res>
<node_label_latency class_id="26" tracking_level="0" version="0">
<count>147</count>
<item_version>0</item_version>
<item class_id="27" tracking_level="0" version="0">
<first>18</first>
<second class_id="28" tracking_level="0" version="0">
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>19</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>65</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>66</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>67</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>68</first>
<second>
<first>3</first>
<second>0</second>
</second>
</item>
<item>
<first>69</first>
<second>
<first>3</first>
<second>0</second>
</second>
</item>
<item>
<first>70</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>71</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>72</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>73</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>74</first>
<second>
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>75</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>76</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>77</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>78</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>79</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>80</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>81</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>82</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>83</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>84</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>85</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>86</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>87</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>88</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>89</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>90</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>91</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>92</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>93</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>94</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>95</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>96</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>97</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>98</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>99</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>100</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>101</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>102</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>103</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>104</first>
<second>
<first>1</first>
<second>3</second>
</second>
</item>
<item>
<first>105</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>106</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>107</first>
<second>
<first>4</first>
<second>0</second>
</second>
</item>
<item>
<first>109</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>110</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>111</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>112</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>113</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>114</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>116</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>117</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>120</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>121</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>122</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>123</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>125</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>126</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>127</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>128</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>129</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>130</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>131</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>133</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>134</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>135</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>136</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>137</first>
<second>
<first>5</first>
<second>3</second>
</second>
</item>
<item>
<first>138</first>
<second>
<first>8</first>
<second>0</second>
</second>
</item>
<item>
<first>139</first>
<second>
<first>8</first>
<second>0</second>
</second>
</item>
<item>
<first>140</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>141</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>142</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>143</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>144</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>145</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>146</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>147</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>148</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>149</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>151</first>
<second>
<first>6</first>
<second>0</second>
</second>
</item>
<item>
<first>152</first>
<second>
<first>6</first>
<second>0</second>
</second>
</item>
<item>
<first>153</first>
<second>
<first>6</first>
<second>0</second>
</second>
</item>
<item>
<first>154</first>
<second>
<first>6</first>
<second>0</second>
</second>
</item>
<item>
<first>155</first>
<second>
<first>6</first>
<second>0</second>
</second>
</item>
<item>
<first>156</first>
<second>
<first>6</first>
<second>0</second>
</second>
</item>
<item>
<first>157</first>
<second>
<first>6</first>
<second>0</second>
</second>
</item>
<item>
<first>158</first>
<second>
<first>8</first>
<second>0</second>
</second>
</item>
<item>
<first>159</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>160</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>161</first>
<second>
<first>7</first>
<second>0</second>
</second>
</item>
<item>
<first>162</first>
<second>
<first>7</first>
<second>1</second>
</second>
</item>
<item>
<first>163</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>164</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>165</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>166</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>167</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>168</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>169</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>170</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>172</first>
<second>
<first>7</first>
<second>0</second>
</second>
</item>
<item>
<first>173</first>
<second>
<first>7</first>
<second>1</second>
</second>
</item>
<item>
<first>174</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>175</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>176</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>177</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>178</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>179</first>
<second>
<first>9</first>
<second>0</second>
</second>
</item>
<item>
<first>181</first>
<second>
<first>10</first>
<second>0</second>
</second>
</item>
<item>
<first>182</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>183</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>184</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>185</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>186</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>188</first>
<second>
<first>6</first>
<second>0</second>
</second>
</item>
<item>
<first>189</first>
<second>
<first>6</first>
<second>0</second>
</second>
</item>
<item>
<first>190</first>
<second>
<first>6</first>
<second>0</second>
</second>
</item>
<item>
<first>191</first>
<second>
<first>6</first>
<second>0</second>
</second>
</item>
<item>
<first>192</first>
<second>
<first>10</first>
<second>0</second>
</second>
</item>
<item>
<first>193</first>
<second>
<first>10</first>
<second>0</second>
</second>
</item>
<item>
<first>194</first>
<second>
<first>10</first>
<second>0</second>
</second>
</item>
<item>
<first>195</first>
<second>
<first>11</first>
<second>0</second>
</second>
</item>
<item>
<first>196</first>
<second>
<first>12</first>
<second>0</second>
</second>
</item>
<item>
<first>197</first>
<second>
<first>13</first>
<second>67</second>
</second>
</item>
<item>
<first>198</first>
<second>
<first>80</first>
<second>0</second>
</second>
</item>
<item>
<first>200</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>201</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>202</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>203</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>204</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>205</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>206</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>207</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>208</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>209</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>210</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>211</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>212</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>213</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>214</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>215</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>216</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>217</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>218</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>219</first>
<second>
<first>5</first>
<second>0</second>
</second>
</item>
<item>
<first>221</first>
<second>
<first>81</first>
<second>0</second>
</second>
</item>
</node_label_latency>
<bblk_ent_exit class_id="29" tracking_level="0" version="0">
<count>11</count>
<item_version>0</item_version>
<item class_id="30" tracking_level="0" version="0">
<first>108</first>
<second class_id="31" tracking_level="0" version="0">
<first>0</first>
<second>4</second>
</second>
</item>
<item>
<first>118</first>
<second>
<first>5</first>
<second>5</second>
</second>
</item>
<item>
<first>124</first>
<second>
<first>5</first>
<second>9</second>
</second>
</item>
<item>
<first>132</first>
<second>
<first>5</first>
<second>5</second>
</second>
</item>
<item>
<first>150</first>
<second>
<first>5</first>
<second>9</second>
</second>
</item>
<item>
<first>171</first>
<second>
<first>6</first>
<second>9</second>
</second>
</item>
<item>
<first>180</first>
<second>
<first>7</first>
<second>9</second>
</second>
</item>
<item>
<first>187</first>
<second>
<first>5</first>
<second>10</second>
</second>
</item>
<item>
<first>199</first>
<second>
<first>6</first>
<second>80</second>
</second>
</item>
<item>
<first>220</first>
<second>
<first>5</first>
<second>5</second>
</second>
</item>
<item>
<first>222</first>
<second>
<first>6</first>
<second>6</second>
</second>
</item>
</bblk_ent_exit>
<regions class_id="32" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="33" tracking_level="1" version="0" object_id="_479">
<region_name>VITIS_LOOP_96_1</region_name>
<basic_blocks>
<count>9</count>
<item_version>0</item_version>
<item>118</item>
<item>124</item>
<item>132</item>
<item>150</item>
<item>171</item>
<item>180</item>
<item>187</item>
<item>199</item>
<item>220</item>
</basic_blocks>
<nodes>
<count>0</count>
<item_version>0</item_version>
</nodes>
<anchor_node>-1</anchor_node>
<region_type>8</region_type>
<interval>1</interval>
<pipe_depth>76</pipe_depth>
</item>
</regions>
<dp_fu_nodes class_id="34" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</dp_fu_nodes>
<dp_fu_nodes_expression class_id="35" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</dp_fu_nodes_expression>
<dp_fu_nodes_module>
<count>0</count>
<item_version>0</item_version>
</dp_fu_nodes_module>
<dp_fu_nodes_io>
<count>0</count>
<item_version>0</item_version>
</dp_fu_nodes_io>
<return_ports>
<count>0</count>
<item_version>0</item_version>
</return_ports>
<dp_mem_port_nodes class_id="36" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</dp_mem_port_nodes>
<dp_reg_nodes>
<count>0</count>
<item_version>0</item_version>
</dp_reg_nodes>
<dp_regname_nodes>
<count>0</count>
<item_version>0</item_version>
</dp_regname_nodes>
<dp_reg_phi>
<count>0</count>
<item_version>0</item_version>
</dp_reg_phi>
<dp_regname_phi>
<count>0</count>
<item_version>0</item_version>
</dp_regname_phi>
<dp_port_io_nodes class_id="37" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</dp_port_io_nodes>
<port2core>
<count>0</count>
<item_version>0</item_version>
</port2core>
<node2core>
<count>0</count>
<item_version>0</item_version>
</node2core>
</syndb>
</boost_serialization>
|
-- Copyright (c) 2019 Maxim Reznik <reznikmm@gmail.com>
--
-- SPDX-License-Identifier: MIT
-- License-Filename: LICENSE
-------------------------------------------------------------
with Ada.Numerics.Discrete_Random;
with Ada.Streams.Stream_IO;
with League.JSON.Arrays;
with League.JSON.Documents;
with League.JSON.Values;
with League.String_Vectors;
with Slim.Menu_Commands.Play_File_Commands;
with Slim.Menu_Commands.Play_Radio_Commands;
package body Slim.Menu_Models.JSON is
function Read_File
(File : League.Strings.Universal_String)
return League.JSON.Documents.JSON_Document;
function Play_Recursive
(Self : JSON_Menu_Model'Class;
Object : League.JSON.Objects.JSON_Object)
return Slim.Menu_Commands.Menu_Command_Access;
-------------------
-- Enter_Command --
-------------------
overriding function Enter_Command
(Self : JSON_Menu_Model;
Path : Menu_Path) return Slim.Menu_Commands.Menu_Command_Access
is
String : League.Strings.Universal_String;
Object : League.JSON.Objects.JSON_Object;
Item : League.JSON.Arrays.JSON_Array :=
Self.Root.Value (Self.Nested).To_Array;
begin
for J in 1 .. Path.Length loop
Object := Item.Element (Path.List (J)).To_Object;
if Object.Contains (Self.Playlist) then
-- Delegate Enter_Command to playlist model
String := Object.Value (Self.Playlist).To_String;
return Self.Playlists (String).all.Enter_Command
((Length => Path.Length - J,
List => Path.List (J + 1 .. Path.Length)));
elsif J = Path.Length then
if not Object.Contains (Self.URL) then
return null;
end if;
return
new Slim.Menu_Commands.Play_Radio_Commands.Play_Radio_Command'
(Player => Self.Player,
URL => Object.Value (Self.URL).To_String);
else
Item := Object.Value (Self.Nested).To_Array;
end if;
end loop;
return null;
end Enter_Command;
----------------
-- Initialize --
----------------
procedure Initialize
(Self : in out JSON_Menu_Model'Class;
File : League.Strings.Universal_String)
is
procedure Read_Playlists
(Path : Menu_Path;
Object : League.JSON.Objects.JSON_Object);
--------------------
-- Read_Playlists --
--------------------
procedure Read_Playlists
(Path : Menu_Path;
Object : League.JSON.Objects.JSON_Object) is
begin
if Object.Contains (Self.Playlist) then
declare
Root : constant League.Strings.Universal_String :=
Object.Value (Self.Path).To_String;
Label : constant League.Strings.Universal_String :=
Object.Value (Self.Label).To_String;
Value : constant League.Strings.Universal_String :=
Object.Value (Self.Playlist).To_String;
Next : constant Play_List_Access := new
Slim.Menu_Models.Play_Lists.Play_List_Menu_Model
(Self.Player);
begin
Next.Initialize (Label => Label, Root => Root, File => Value);
Self.Playlists.Insert (Value, Next);
end;
elsif Object.Contains (Self.Nested) then
declare
List : constant League.JSON.Arrays.JSON_Array :=
Object.Value (Self.Nested).To_Array;
Next : Menu_Path := (Path.Length + 1, Path.List & 1);
begin
for J in 1 .. List.Length loop
Next.List (Next.Length) := J;
Read_Playlists (Next, List.Element (J).To_Object);
end loop;
end;
end if;
end Read_Playlists;
Document : constant League.JSON.Documents.JSON_Document :=
Read_File (File);
begin
Self.Root := Document.To_JSON_Object;
Self.Nested := League.Strings.To_Universal_String ("nested");
Self.Label := League.Strings.To_Universal_String ("label");
Self.URL := League.Strings.To_Universal_String ("url");
Self.Path := League.Strings.To_Universal_String ("path");
Self.Playlist := League.Strings.To_Universal_String ("playlist");
Read_Playlists (Menu_Models.Root (Self), Self.Root);
end Initialize;
----------------
-- Item_Count --
----------------
overriding function Item_Count
(Self : JSON_Menu_Model;
Path : Slim.Menu_Models.Menu_Path)
return Natural
is
String : League.Strings.Universal_String;
Object : League.JSON.Objects.JSON_Object;
Item : League.JSON.Arrays.JSON_Array :=
Self.Root.Value (Self.Nested).To_Array;
Result : Natural;
begin
for J in 1 .. Path.Length loop
Object := Item.Element (Path.List (J)).To_Object;
if Object.Contains (Self.Playlist) then
-- Delegate Item_Count to playlist model
String := Object.Value (Self.Playlist).To_String;
Result := Self.Playlists (String).all.Item_Count
((Length => Path.Length - J,
List => Path.List (J + 1 .. Path.Length)));
return Result;
else
Item := Object.Value (Self.Nested).To_Array;
end if;
end loop;
return Item.Length;
end Item_Count;
-----------
-- Label --
-----------
overriding function Label
(Self : JSON_Menu_Model; Path : Slim.Menu_Models.Menu_Path)
return League.Strings.Universal_String
is
String : League.Strings.Universal_String;
Object : League.JSON.Objects.JSON_Object;
Item : League.JSON.Arrays.JSON_Array :=
Self.Root.Value (Self.Nested).To_Array;
begin
for J in 1 .. Path.Length loop
Object := Item.Element (Path.List (J)).To_Object;
if Object.Contains (Self.Playlist) then
-- Delegate Label to playlist model
String := Object.Value (Self.Playlist).To_String;
String := Self.Playlists (String).all.Label
((Length => Path.Length - J,
List => Path.List (J + 1 .. Path.Length)));
return String;
elsif J = Path.Length then
String := Object.Value (Self.Label).To_String;
return String;
else
Item := Object.Value (Self.Nested).To_Array;
end if;
end loop;
return String;
end Label;
------------------
-- Play_Command --
------------------
overriding function Play_Command
(Self : JSON_Menu_Model;
Path : Menu_Path) return Slim.Menu_Commands.Menu_Command_Access
is
String : League.Strings.Universal_String;
Object : League.JSON.Objects.JSON_Object;
Item : League.JSON.Arrays.JSON_Array :=
Self.Root.Value (Self.Nested).To_Array;
begin
for J in 1 .. Path.Length loop
Object := Item.Element (Path.List (J)).To_Object;
if Object.Contains (Self.Playlist) then
-- Delegate Play_Command to playlist model
String := Object.Value (Self.Playlist).To_String;
return Self.Playlists (String).all.Play_Command
((Length => Path.Length - J,
List => Path.List (J + 1 .. Path.Length)));
elsif J = Path.Length then
if not Object.Contains (Self.URL) then
return Play_Recursive (Self, Object);
end if;
return
new Slim.Menu_Commands.Play_Radio_Commands.Play_Radio_Command'
(Player => Self.Player,
URL => Object.Value (Self.URL).To_String);
else
Item := Object.Value (Self.Nested).To_Array;
end if;
end loop;
return null;
end Play_Command;
--------------------
-- Play_Recursive --
--------------------
function Play_Recursive
(Self : JSON_Menu_Model'Class;
Object : League.JSON.Objects.JSON_Object)
return Slim.Menu_Commands.Menu_Command_Access
is
procedure Collect (Object : League.JSON.Objects.JSON_Object);
procedure Shuffle
(Origin_Paths : League.String_Vectors.Universal_String_Vector;
Origin_Titles : League.String_Vectors.Universal_String_Vector;
Paths : out League.String_Vectors.Universal_String_Vector;
Titles : out League.String_Vectors.Universal_String_Vector);
-------------
-- Shuffle --
-------------
procedure Shuffle
(Origin_Paths : League.String_Vectors.Universal_String_Vector;
Origin_Titles : League.String_Vectors.Universal_String_Vector;
Paths : out League.String_Vectors.Universal_String_Vector;
Titles : out League.String_Vectors.Universal_String_Vector)
is
package Randoms is new Ada.Numerics.Discrete_Random (Positive);
Generator : Randoms.Generator;
Map : array (1 .. Origin_Paths.Length) of Positive;
Last : Natural := Map'Last;
Index : Positive;
begin
Randoms.Reset (Generator);
for J in Map'Range loop
Map (J) := J;
end loop;
while Last > 0 loop
Index := (Randoms.Random (Generator) mod Last) + 1;
Paths.Append (Origin_Paths (Map (Index)));
Titles.Append (Origin_Titles (Map (Index)));
Map (Index) := Map (Last);
Last := Last - 1;
end loop;
end Shuffle;
Relative_Path_List : League.String_Vectors.Universal_String_Vector;
Title_List : League.String_Vectors.Universal_String_Vector;
-------------
-- Collect --
-------------
procedure Collect (Object : League.JSON.Objects.JSON_Object) is
String : League.Strings.Universal_String;
List : constant League.JSON.Arrays.JSON_Array :=
Object.Value (Self.Nested).To_Array;
begin
if Object.Contains (Self.Playlist) then
-- Delegate Collect to playlist model
String := Object.Value (Self.Playlist).To_String;
Self.Playlists (String).all.Collect
(Relative_Path_List, Title_List);
return;
end if;
for J in 1 .. List.Length loop
Collect (List (J).To_Object);
end loop;
end Collect;
begin
Collect (Object);
if Relative_Path_List.Is_Empty then
return null;
end if;
declare
use Slim.Menu_Commands.Play_File_Commands;
Result : constant Play_File_Command_Access :=
new Play_File_Command (Self.Player);
begin
Shuffle
(Relative_Path_List,
Title_List,
Result.Relative_Path_List,
Result.Title_List);
return Slim.Menu_Commands.Menu_Command_Access (Result);
end;
end Play_Recursive;
---------------
-- Read_File --
---------------
function Read_File
(File : League.Strings.Universal_String)
return League.JSON.Documents.JSON_Document
is
Input : Ada.Streams.Stream_IO.File_Type;
begin
Ada.Streams.Stream_IO.Open
(Input, Ada.Streams.Stream_IO.In_File, File.To_UTF_8_String);
declare
Size : constant Ada.Streams.Stream_Element_Count :=
Ada.Streams.Stream_Element_Count
(Ada.Streams.Stream_IO.Size (Input));
Buffer : Ada.Streams.Stream_Element_Array (1 .. Size);
Last : Ada.Streams.Stream_Element_Count;
begin
Ada.Streams.Stream_IO.Read (Input, Buffer, Last);
return Result : constant League.JSON.Documents.JSON_Document :=
League.JSON.Documents.From_JSON (Buffer (1 .. Last))
do
Ada.Streams.Stream_IO.Close (Input);
end return;
end;
end Read_File;
end Slim.Menu_Models.JSON;
|
pragma License (Unrestricted);
with Ada.Text_IO;
package Ada.Short_Short_Integer_Text_IO is
new Text_IO.Integer_IO (Short_Short_Integer);
|
------------------------------------------------------------------------------
-- --
-- GNAT ncurses Binding --
-- --
-- Terminal_Interface --
-- --
-- S P E C --
-- --
------------------------------------------------------------------------------
-- Copyright (c) 1998 Free Software Foundation, Inc. --
-- --
-- Permission is hereby granted, free of charge, to any person obtaining a --
-- copy of this software and associated documentation files (the --
-- "Software"), to deal in the Software without restriction, including --
-- without limitation the rights to use, copy, modify, merge, publish, --
-- distribute, distribute with modifications, sublicense, and/or sell --
-- copies of the Software, and to permit persons to whom the Software is --
-- furnished to do so, subject to the following conditions: --
-- --
-- The above copyright notice and this permission notice shall be included --
-- in all copies or substantial portions of the Software. --
-- --
-- THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS --
-- OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF --
-- MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. --
-- IN NO EVENT SHALL THE ABOVE COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, --
-- DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR --
-- OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR --
-- THE USE OR OTHER DEALINGS IN THE SOFTWARE. --
-- --
-- Except as contained in this notice, the name(s) of the above copyright --
-- holders shall not be used in advertising or otherwise to promote the --
-- sale, use or other dealings in this Software without prior written --
-- authorization. --
------------------------------------------------------------------------------
-- Author: Juergen Pfeifer <Juergen.Pfeifer@T-Online.de> 1996
-- Version Control:
-- $Revision: 1.8 $
-- Binding Version 00.93
------------------------------------------------------------------------------
package Terminal_Interface is
pragma Pure (Terminal_Interface);
--
-- Everything is in the child units
--
end Terminal_Interface;
|
<Diagramm>
<AdditionalSQLCode>
<SQLCode>
<AdditionalSQLCodePostChanging></AdditionalSQLCodePostChanging>
<AdditionalSQLCodePostReducing></AdditionalSQLCodePostReducing>
<AdditionalSQLCodePreChanging></AdditionalSQLCodePreChanging>
<AdditionalSQLCodePreExtending></AdditionalSQLCodePreExtending>
</SQLCode>
</AdditionalSQLCode>
<Colors>
<Anzahl>23</Anzahl>
<Color0>
<B>255</B>
<G>0</G>
<Name>blau</Name>
<R>0</R>
</Color0>
<Color1>
<B>221</B>
<G>212</G>
<Name>blaugrau</Name>
<R>175</R>
</Color1>
<Color10>
<B>192</B>
<G>192</G>
<Name>hellgrau</Name>
<R>192</R>
</Color10>
<Color11>
<B>255</B>
<G>0</G>
<Name>kamesinrot</Name>
<R>255</R>
</Color11>
<Color12>
<B>0</B>
<G>200</G>
<Name>orange</Name>
<R>255</R>
</Color12>
<Color13>
<B>255</B>
<G>247</G>
<Name>pastell-blau</Name>
<R>211</R>
</Color13>
<Color14>
<B>186</B>
<G>245</G>
<Name>pastell-gelb</Name>
<R>255</R>
</Color14>
<Color15>
<B>234</B>
<G>255</G>
<Name>pastell-gr&uuml;n</Name>
<R>211</R>
</Color15>
<Color16>
<B>255</B>
<G>211</G>
<Name>pastell-lila</Name>
<R>244</R>
</Color16>
<Color17>
<B>191</B>
<G>165</G>
<Name>pastell-rot</Name>
<R>244</R>
</Color17>
<Color18>
<B>175</B>
<G>175</G>
<Name>pink</Name>
<R>255</R>
</Color18>
<Color19>
<B>0</B>
<G>0</G>
<Name>rot</Name>
<R>255</R>
</Color19>
<Color2>
<B>61</B>
<G>125</G>
<Name>braun</Name>
<R>170</R>
</Color2>
<Color20>
<B>0</B>
<G>0</G>
<Name>schwarz</Name>
<R>0</R>
</Color20>
<Color21>
<B>255</B>
<G>255</G>
<Name>t&uuml;rkis</Name>
<R>0</R>
</Color21>
<Color22>
<B>255</B>
<G>255</G>
<Name>wei&szlig;</Name>
<R>255</R>
</Color22>
<Color3>
<B>64</B>
<G>64</G>
<Name>dunkelgrau</Name>
<R>64</R>
</Color3>
<Color4>
<B>84</B>
<G>132</G>
<Name>dunkelgr&uuml;n</Name>
<R>94</R>
</Color4>
<Color5>
<B>0</B>
<G>255</G>
<Name>gelb</Name>
<R>255</R>
</Color5>
<Color6>
<B>0</B>
<G>225</G>
<Name>goldgelb</Name>
<R>255</R>
</Color6>
<Color7>
<B>128</B>
<G>128</G>
<Name>grau</Name>
<R>128</R>
</Color7>
<Color8>
<B>0</B>
<G>255</G>
<Name>gr&uuml;n</Name>
<R>0</R>
</Color8>
<Color9>
<B>255</B>
<G>212</G>
<Name>hellblau</Name>
<R>191</R>
</Color9>
</Colors>
<ComplexIndices>
<IndexCount>0</IndexCount>
</ComplexIndices>
<DataSource>
<Import>
<DBName></DBName>
<Description></Description>
<Domains>false</Domains>
<Driver></Driver>
<Name></Name>
<Referenzen>false</Referenzen>
<User></User>
</Import>
</DataSource>
<DatabaseConnections>
<Count>2</Count>
<DatabaseConnection0>
<DBExecMode>POSTGRESQL</DBExecMode>
<Driver>org.postgresql.Driver</Driver>
<Name>Test-DB (Postgre)</Name>
<Quote>"</Quote>
<SetDomains>false</SetDomains>
<SetNotNull>true</SetNotNull>
<SetReferences>true</SetReferences>
<URL>jdbc:postgresql://mykene/TEST_OLI_ISIS_2</URL>
<UserName>op1</UserName>
</DatabaseConnection0>
<DatabaseConnection1>
<DBExecMode>HSQL</DBExecMode>
<Driver>org.hsqldb.jdbcDriver</Driver>
<Name>Test-DB (HSQL)</Name>
<Quote>"</Quote>
<SetDomains>false</SetDomains>
<SetNotNull>true</SetNotNull>
<SetReferences>true</SetReferences>
<URL>jdbc:hsqldb:unittests/db/tst</URL>
<UserName>sa</UserName>
</DatabaseConnection1>
</DatabaseConnections>
<DefaultComment>
<Anzahl>0</Anzahl>
</DefaultComment>
<Domains>
<Anzahl>4</Anzahl>
<Domain0>
<Datatype>-5</Datatype>
<History></History>
<Initialwert>NULL</Initialwert>
<Kommentar></Kommentar>
<Length>0</Length>
<NKS>0</NKS>
<Name>Ident</Name>
<Parameters></Parameters>
</Domain0>
<Domain1>
<Datatype>12</Datatype>
<History></History>
<Initialwert>NULL</Initialwert>
<Kommentar></Kommentar>
<Length>500</Length>
<NKS>0</NKS>
<Name>LongName</Name>
<Parameters></Parameters>
</Domain1>
<Domain2>
<Datatype>12</Datatype>
<History></History>
<Initialwert>NULL</Initialwert>
<Kommentar></Kommentar>
<Length>200</Length>
<NKS>0</NKS>
<Name>Name</Name>
<Parameters></Parameters>
</Domain2>
<Domain3>
<Datatype>2</Datatype>
<History></History>
<Initialwert>NULL</Initialwert>
<Kommentar></Kommentar>
<Length>8</Length>
<NKS>2</NKS>
<Name>Price</Name>
<Parameters></Parameters>
</Domain3>
</Domains>
<Factories>
<Object>archimedes.legacy.scheme.DefaultObjectFactory</Object>
</Factories>
<Pages>
<PerColumn>5</PerColumn>
<PerRow>10</PerRow>
</Pages>
<Parameter>
<AdditionalSQLScriptListener></AdditionalSQLScriptListener>
<Applicationname></Applicationname>
<AufgehobeneAusblenden>false</AufgehobeneAusblenden>
<Autor>&lt;null&gt;</Autor>
<Basepackagename></Basepackagename>
<CodeFactoryClassName></CodeFactoryClassName>
<Codebasispfad>.\</Codebasispfad>
<DBVersionDBVersionColumn></DBVersionDBVersionColumn>
<DBVersionDescriptionColumn></DBVersionDescriptionColumn>
<DBVersionTablename></DBVersionTablename>
<History></History>
<Kommentar>&lt;null&gt;</Kommentar>
<Name>TST</Name>
<Optionen>
<Anzahl>0</Anzahl>
</Optionen>
<PflichtfelderMarkieren>false</PflichtfelderMarkieren>
<ReferenzierteSpaltenAnzeigen>true</ReferenzierteSpaltenAnzeigen>
<RelationColorExternalTables>hellgrau</RelationColorExternalTables>
<RelationColorRegular>schwarz</RelationColorRegular>
<SchemaName>TST</SchemaName>
<Schriftgroessen>
<Tabelleninhalte>12</Tabelleninhalte>
<Ueberschriften>24</Ueberschriften>
<Untertitel>12</Untertitel>
</Schriftgroessen>
<Scripte>
<AfterWrite>&lt;null&gt;</AfterWrite>
</Scripte>
<TechnischeFelderAusgrauen>false</TechnischeFelderAusgrauen>
<TransienteFelderAusgrauen>false</TransienteFelderAusgrauen>
<UdschebtiBaseClassName></UdschebtiBaseClassName>
<Version>1</Version>
<Versionsdatum>08.12.2015</Versionsdatum>
<Versionskommentar>&lt;null&gt;</Versionskommentar>
</Parameter>
<Sequences>
<Count>0</Count>
</Sequences>
<Stereotype>
<Anzahl>0</Anzahl>
</Stereotype>
<Tabellen>
<Anzahl>2</Anzahl>
<Tabelle0>
<Aufgehoben>false</Aufgehoben>
<Codegenerator>
<AuswahlMembers>
<Anzahl>0</Anzahl>
</AuswahlMembers>
<CompareMembers>
<Anzahl>0</Anzahl>
</CompareMembers>
<Equalsmembers>
<Anzahl>0</Anzahl>
</Equalsmembers>
<HashCodeMembers>
<Anzahl>0</Anzahl>
</HashCodeMembers>
<NReferenzen>
<Anzahl>0</Anzahl>
</NReferenzen>
<OrderMembers>
<Anzahl>0</Anzahl>
</OrderMembers>
<ToComboStringMembers>
<Anzahl>0</Anzahl>
</ToComboStringMembers>
<ToStringMembers>
<Anzahl>0</Anzahl>
</ToStringMembers>
</Codegenerator>
<ExternalTable>false</ExternalTable>
<Farben>
<Hintergrund>wei&szlig;</Hintergrund>
<Schrift>schwarz</Schrift>
</Farben>
<FirstGenerationDone>false</FirstGenerationDone>
<History>@changed OLI - Added.$BR$@changed OLI - Added column: Id.</History>
<InDevelopment>false</InDevelopment>
<Kommentar></Kommentar>
<NMRelation>false</NMRelation>
<Name>Author</Name>
<Options>
<Count>0</Count>
</Options>
<Panels>
<Anzahl>1</Anzahl>
<Panel0>
<PanelClass></PanelClass>
<PanelNumber>0</PanelNumber>
<TabMnemonic>1</TabMnemonic>
<TabTitle>1.Daten</TabTitle>
<TabToolTipText>Hier können Sie die Daten des Objekt warten</TabToolTipText>
</Panel0>
</Panels>
<Spalten>
<Anzahl>4</Anzahl>
<Codegenerator>
<ActiveInApplication>false</ActiveInApplication>
<AdditionalCreateConstraints></AdditionalCreateConstraints>
<Codegeneratoroptionen></Codegeneratoroptionen>
<Codeverzeichnis>.</Codeverzeichnis>
<Codieren>true</Codieren>
<DynamicCode>true</DynamicCode>
<Inherited>false</Inherited>
<Kontextname></Kontextname>
<UniqueFormula></UniqueFormula>
</Codegenerator>
<Spalte0>
<AlterInBatch>false</AlterInBatch>
<Aufgehoben>false</Aufgehoben>
<CanBeReferenced>true</CanBeReferenced>
<Disabled>false</Disabled>
<Domain>Ident</Domain>
<Editordescriptor>
<Editormember>false</Editormember>
<LabelText></LabelText>
<MaxCharacters>0</MaxCharacters>
<Mnemonic></Mnemonic>
<Position>0</Position>
<ReferenceWeight>keine</ReferenceWeight>
<RessourceIdentifier></RessourceIdentifier>
<ToolTipText></ToolTipText>
</Editordescriptor>
<ForeignKey>false</ForeignKey>
<Global>false</Global>
<GlobalId>false</GlobalId>
<HideReference>false</HideReference>
<History>@changed OLI - Added.</History>
<IndexSearchMember>false</IndexSearchMember>
<Indexed>false</Indexed>
<IndividualDefaultValue></IndividualDefaultValue>
<Kodiert>false</Kodiert>
<Kommentar></Kommentar>
<Konsistenz>
<Writeablemember>false</Writeablemember>
</Konsistenz>
<LastModificationField>false</LastModificationField>
<ListItemField>false</ListItemField>
<Name>Author</Name>
<NotNull>false</NotNull>
<PanelNumber>0</PanelNumber>
<Parameter></Parameter>
<PrimaryKey>true</PrimaryKey>
<RemovedStateField>false</RemovedStateField>
<SequenceForKeyGeneration></SequenceForKeyGeneration>
<SuppressForeignKeyConstraints>false</SuppressForeignKeyConstraints>
<TechnicalField>false</TechnicalField>
<Transient>false</Transient>
<Unique>false</Unique>
</Spalte0>
<Spalte1>
<AlterInBatch>false</AlterInBatch>
<Aufgehoben>false</Aufgehoben>
<CanBeReferenced>false</CanBeReferenced>
<Disabled>false</Disabled>
<Domain>Name</Domain>
<Editordescriptor>
<Editormember>false</Editormember>
<LabelText></LabelText>
<MaxCharacters>0</MaxCharacters>
<Mnemonic></Mnemonic>
<Position>0</Position>
<ReferenceWeight>keine</ReferenceWeight>
<RessourceIdentifier></RessourceIdentifier>
<ToolTipText></ToolTipText>
</Editordescriptor>
<ForeignKey>false</ForeignKey>
<Global>false</Global>
<GlobalId>false</GlobalId>
<HideReference>false</HideReference>
<History>@changed OLI - Added.</History>
<IndexSearchMember>false</IndexSearchMember>
<Indexed>false</Indexed>
<IndividualDefaultValue>'n/a'</IndividualDefaultValue>
<Kodiert>false</Kodiert>
<Kommentar></Kommentar>
<Konsistenz>
<Writeablemember>false</Writeablemember>
</Konsistenz>
<LastModificationField>false</LastModificationField>
<ListItemField>false</ListItemField>
<Name>Address</Name>
<NotNull>true</NotNull>
<PanelNumber>0</PanelNumber>
<Parameter></Parameter>
<PrimaryKey>false</PrimaryKey>
<RemovedStateField>false</RemovedStateField>
<SequenceForKeyGeneration></SequenceForKeyGeneration>
<SuppressForeignKeyConstraints>false</SuppressForeignKeyConstraints>
<TechnicalField>false</TechnicalField>
<Transient>false</Transient>
<Unique>false</Unique>
</Spalte1>
<Spalte2>
<AlterInBatch>false</AlterInBatch>
<Aufgehoben>false</Aufgehoben>
<CanBeReferenced>false</CanBeReferenced>
<Disabled>false</Disabled>
<Domain>Ident</Domain>
<Editordescriptor>
<Editormember>false</Editormember>
<LabelText></LabelText>
<MaxCharacters>0</MaxCharacters>
<Mnemonic></Mnemonic>
<Position>0</Position>
<ReferenceWeight>keine</ReferenceWeight>
<RessourceIdentifier></RessourceIdentifier>
<ToolTipText></ToolTipText>
</Editordescriptor>
<ForeignKey>false</ForeignKey>
<Global>false</Global>
<GlobalId>false</GlobalId>
<HideReference>false</HideReference>
<History>@changed OLI - Added.</History>
<IndexSearchMember>false</IndexSearchMember>
<Indexed>false</Indexed>
<IndividualDefaultValue></IndividualDefaultValue>
<Kodiert>false</Kodiert>
<Kommentar></Kommentar>
<Konsistenz>
<Writeablemember>false</Writeablemember>
</Konsistenz>
<LastModificationField>false</LastModificationField>
<ListItemField>false</ListItemField>
<Name>AuthorId</Name>
<NotNull>false</NotNull>
<PanelNumber>0</PanelNumber>
<Parameter></Parameter>
<PrimaryKey>false</PrimaryKey>
<RemovedStateField>false</RemovedStateField>
<SequenceForKeyGeneration></SequenceForKeyGeneration>
<SuppressForeignKeyConstraints>false</SuppressForeignKeyConstraints>
<TechnicalField>false</TechnicalField>
<Transient>false</Transient>
<Unique>true</Unique>
</Spalte2>
<Spalte3>
<AlterInBatch>false</AlterInBatch>
<Aufgehoben>false</Aufgehoben>
<CanBeReferenced>false</CanBeReferenced>
<Disabled>false</Disabled>
<Domain>Name</Domain>
<Editordescriptor>
<Editormember>false</Editormember>
<LabelText></LabelText>
<MaxCharacters>0</MaxCharacters>
<Mnemonic></Mnemonic>
<Position>0</Position>
<ReferenceWeight>keine</ReferenceWeight>
<RessourceIdentifier></RessourceIdentifier>
<ToolTipText></ToolTipText>
</Editordescriptor>
<ForeignKey>false</ForeignKey>
<Global>false</Global>
<GlobalId>false</GlobalId>
<HideReference>false</HideReference>
<History>@changed OLI - Added.</History>
<IndexSearchMember>false</IndexSearchMember>
<Indexed>false</Indexed>
<IndividualDefaultValue></IndividualDefaultValue>
<Kodiert>false</Kodiert>
<Kommentar></Kommentar>
<Konsistenz>
<Writeablemember>false</Writeablemember>
</Konsistenz>
<LastModificationField>false</LastModificationField>
<ListItemField>false</ListItemField>
<Name>Name</Name>
<NotNull>true</NotNull>
<PanelNumber>0</PanelNumber>
<Parameter></Parameter>
<PrimaryKey>false</PrimaryKey>
<RemovedStateField>false</RemovedStateField>
<SequenceForKeyGeneration></SequenceForKeyGeneration>
<SuppressForeignKeyConstraints>false</SuppressForeignKeyConstraints>
<TechnicalField>false</TechnicalField>
<Transient>false</Transient>
<Unique>false</Unique>
</Spalte3>
</Spalten>
<Stereotype>
<Anzahl>0</Anzahl>
</Stereotype>
<Views>
<Anzahl>1</Anzahl>
<View0>
<Name>Main</Name>
<X>150</X>
<Y>150</Y>
</View0>
</Views>
</Tabelle0>
<Tabelle1>
<Aufgehoben>false</Aufgehoben>
<Codegenerator>
<AuswahlMembers>
<Anzahl>0</Anzahl>
</AuswahlMembers>
<CompareMembers>
<Anzahl>0</Anzahl>
</CompareMembers>
<Equalsmembers>
<Anzahl>0</Anzahl>
</Equalsmembers>
<HashCodeMembers>
<Anzahl>0</Anzahl>
</HashCodeMembers>
<NReferenzen>
<Anzahl>0</Anzahl>
</NReferenzen>
<OrderMembers>
<Anzahl>0</Anzahl>
</OrderMembers>
<ToComboStringMembers>
<Anzahl>0</Anzahl>
</ToComboStringMembers>
<ToStringMembers>
<Anzahl>0</Anzahl>
</ToStringMembers>
</Codegenerator>
<ExternalTable>false</ExternalTable>
<Farben>
<Hintergrund>wei&szlig;</Hintergrund>
<Schrift>schwarz</Schrift>
</Farben>
<FirstGenerationDone>false</FirstGenerationDone>
<History>@changed OLI - Added.</History>
<InDevelopment>false</InDevelopment>
<Kommentar></Kommentar>
<NMRelation>false</NMRelation>
<Name>Book</Name>
<Options>
<Count>0</Count>
</Options>
<Panels>
<Anzahl>1</Anzahl>
<Panel0>
<PanelClass></PanelClass>
<PanelNumber>0</PanelNumber>
<TabMnemonic>1</TabMnemonic>
<TabTitle>1.Daten</TabTitle>
<TabToolTipText>Hier können Sie die Daten des Objekt warten</TabToolTipText>
</Panel0>
</Panels>
<Spalten>
<Anzahl>3</Anzahl>
<Codegenerator>
<ActiveInApplication>false</ActiveInApplication>
<AdditionalCreateConstraints></AdditionalCreateConstraints>
<Codegeneratoroptionen></Codegeneratoroptionen>
<Codeverzeichnis>.</Codeverzeichnis>
<Codieren>true</Codieren>
<DynamicCode>true</DynamicCode>
<Inherited>false</Inherited>
<Kontextname></Kontextname>
<UniqueFormula></UniqueFormula>
</Codegenerator>
<Spalte0>
<AlterInBatch>false</AlterInBatch>
<Aufgehoben>false</Aufgehoben>
<CanBeReferenced>true</CanBeReferenced>
<Disabled>false</Disabled>
<Domain>Ident</Domain>
<Editordescriptor>
<Editormember>false</Editormember>
<LabelText></LabelText>
<MaxCharacters>0</MaxCharacters>
<Mnemonic></Mnemonic>
<Position>0</Position>
<ReferenceWeight>keine</ReferenceWeight>
<RessourceIdentifier></RessourceIdentifier>
<ToolTipText></ToolTipText>
</Editordescriptor>
<ForeignKey>false</ForeignKey>
<Global>false</Global>
<GlobalId>false</GlobalId>
<HideReference>false</HideReference>
<History>@changed OLI - Added.</History>
<IndexSearchMember>false</IndexSearchMember>
<Indexed>false</Indexed>
<IndividualDefaultValue></IndividualDefaultValue>
<Kodiert>false</Kodiert>
<Kommentar></Kommentar>
<Konsistenz>
<Writeablemember>false</Writeablemember>
</Konsistenz>
<LastModificationField>false</LastModificationField>
<ListItemField>false</ListItemField>
<Name>Book</Name>
<NotNull>false</NotNull>
<PanelNumber>0</PanelNumber>
<Parameter></Parameter>
<PrimaryKey>true</PrimaryKey>
<RemovedStateField>false</RemovedStateField>
<SequenceForKeyGeneration></SequenceForKeyGeneration>
<SuppressForeignKeyConstraints>false</SuppressForeignKeyConstraints>
<TechnicalField>false</TechnicalField>
<Transient>false</Transient>
<Unique>false</Unique>
</Spalte0>
<Spalte1>
<AlterInBatch>false</AlterInBatch>
<Aufgehoben>false</Aufgehoben>
<CanBeReferenced>false</CanBeReferenced>
<Disabled>false</Disabled>
<Domain>Ident</Domain>
<Editordescriptor>
<Editormember>false</Editormember>
<LabelText></LabelText>
<MaxCharacters>0</MaxCharacters>
<Mnemonic></Mnemonic>
<Position>0</Position>
<ReferenceWeight>keine</ReferenceWeight>
<RessourceIdentifier></RessourceIdentifier>
<ToolTipText></ToolTipText>
</Editordescriptor>
<ForeignKey>true</ForeignKey>
<Global>false</Global>
<GlobalId>false</GlobalId>
<HideReference>false</HideReference>
<History>@changed OLI - Added.</History>
<IndexSearchMember>false</IndexSearchMember>
<Indexed>false</Indexed>
<IndividualDefaultValue></IndividualDefaultValue>
<Kodiert>false</Kodiert>
<Kommentar></Kommentar>
<Konsistenz>
<Writeablemember>false</Writeablemember>
</Konsistenz>
<LastModificationField>false</LastModificationField>
<ListItemField>false</ListItemField>
<Name>Author</Name>
<NotNull>true</NotNull>
<PanelNumber>0</PanelNumber>
<Parameter></Parameter>
<PrimaryKey>false</PrimaryKey>
<Referenz>
<Direction0>UP</Direction0>
<Direction1>DOWN</Direction1>
<Offset0>50</Offset0>
<Offset1>50</Offset1>
<Spalte>Author</Spalte>
<Tabelle>Author</Tabelle>
<Views>
<Anzahl>1</Anzahl>
<View0>
<Direction0>UP</Direction0>
<Direction1>DOWN</Direction1>
<Name>Main</Name>
<Offset0>50</Offset0>
<Offset1>50</Offset1>
<Points>
<Anzahl>0</Anzahl>
</Points>
</View0>
</Views>
</Referenz>
<RemovedStateField>false</RemovedStateField>
<SequenceForKeyGeneration></SequenceForKeyGeneration>
<SuppressForeignKeyConstraints>false</SuppressForeignKeyConstraints>
<TechnicalField>false</TechnicalField>
<Transient>false</Transient>
<Unique>false</Unique>
</Spalte1>
<Spalte2>
<AlterInBatch>false</AlterInBatch>
<Aufgehoben>false</Aufgehoben>
<CanBeReferenced>false</CanBeReferenced>
<Disabled>false</Disabled>
<Domain>LongName</Domain>
<Editordescriptor>
<Editormember>false</Editormember>
<LabelText></LabelText>
<MaxCharacters>0</MaxCharacters>
<Mnemonic></Mnemonic>
<Position>0</Position>
<ReferenceWeight>keine</ReferenceWeight>
<RessourceIdentifier></RessourceIdentifier>
<ToolTipText></ToolTipText>
</Editordescriptor>
<ForeignKey>false</ForeignKey>
<Global>false</Global>
<GlobalId>false</GlobalId>
<HideReference>false</HideReference>
<History>@changed OLI - Added.</History>
<IndexSearchMember>false</IndexSearchMember>
<Indexed>false</Indexed>
<IndividualDefaultValue></IndividualDefaultValue>
<Kodiert>false</Kodiert>
<Kommentar></Kommentar>
<Konsistenz>
<Writeablemember>false</Writeablemember>
</Konsistenz>
<LastModificationField>false</LastModificationField>
<ListItemField>false</ListItemField>
<Name>Title</Name>
<NotNull>false</NotNull>
<PanelNumber>0</PanelNumber>
<Parameter></Parameter>
<PrimaryKey>false</PrimaryKey>
<RemovedStateField>false</RemovedStateField>
<SequenceForKeyGeneration></SequenceForKeyGeneration>
<SuppressForeignKeyConstraints>false</SuppressForeignKeyConstraints>
<TechnicalField>false</TechnicalField>
<Transient>false</Transient>
<Unique>false</Unique>
</Spalte2>
</Spalten>
<Stereotype>
<Anzahl>0</Anzahl>
</Stereotype>
<Views>
<Anzahl>1</Anzahl>
<View0>
<Name>Main</Name>
<X>150</X>
<Y>375</Y>
</View0>
</Views>
</Tabelle1>
</Tabellen>
<Views>
<Anzahl>1</Anzahl>
<View0>
<Beschreibung>Diese Sicht beinhaltet alle Tabellen des Schemas</Beschreibung>
<Name>Main</Name>
<ReferenzierteSpaltenAnzeigen>true</ReferenzierteSpaltenAnzeigen>
<Tabelle0>Author</Tabelle0>
<Tabellenanzahl>1</Tabellenanzahl>
<TechnischeSpaltenVerstecken>false</TechnischeSpaltenVerstecken>
</View0>
</Views>
</Diagramm>
|
------------------------------------------------------------------------------
-- --
-- Matreshka Project --
-- --
-- Ada Modeling Framework --
-- --
-- Runtime Library Component --
-- --
------------------------------------------------------------------------------
-- --
-- Copyright © 2011-2012, Vadim Godunko <vgodunko@gmail.com> --
-- All rights reserved. --
-- --
-- Redistribution and use in source and binary forms, with or without --
-- modification, are permitted provided that the following conditions --
-- are met: --
-- --
-- * Redistributions of source code must retain the above copyright --
-- notice, this list of conditions and the following disclaimer. --
-- --
-- * Redistributions in binary form must reproduce the above copyright --
-- notice, this list of conditions and the following disclaimer in the --
-- documentation and/or other materials provided with the distribution. --
-- --
-- * Neither the name of the Vadim Godunko, IE nor the names of its --
-- contributors may be used to endorse or promote products derived from --
-- this software without specific prior written permission. --
-- --
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS --
-- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT --
-- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR --
-- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT --
-- HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED --
-- TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR --
-- PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF --
-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING --
-- NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS --
-- SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. --
-- --
------------------------------------------------------------------------------
-- $Revision$ $Date$
------------------------------------------------------------------------------
-- This file is generated, don't edit it.
------------------------------------------------------------------------------
with AMF.Elements.Generic_Hash;
function AMF.UML.Message_Ends.Hash is
new AMF.Elements.Generic_Hash (UML_Message_End, UML_Message_End_Access);
|
package FLTK.Images.Pixmaps.GIF is
type GIF_Image is new Pixmap with private;
type GIF_Image_Reference (Data : not null access GIF_Image'Class) is
limited null record with Implicit_Dereference => Data;
package Forge is
function Create
(Filename : in String)
return GIF_Image;
end Forge;
private
type GIF_Image is new Pixmap with null record;
overriding procedure Finalize
(This : in out GIF_Image);
end FLTK.Images.Pixmaps.GIF;
|
------------------------------------------------------------------------------
-- --
-- Copyright (C) 2015-2016, AdaCore --
-- --
-- Redistribution and use in source and binary forms, with or without --
-- modification, are permitted provided that the following conditions are --
-- met: --
-- 1. Redistributions of source code must retain the above copyright --
-- notice, this list of conditions and the following disclaimer. --
-- 2. Redistributions in binary form must reproduce the above copyright --
-- notice, this list of conditions and the following disclaimer in --
-- the documentation and/or other materials provided with the --
-- distribution. --
-- 3. Neither the name of the copyright holder nor the names of its --
-- contributors may be used to endorse or promote products derived --
-- from this software without specific prior written permission. --
-- --
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS --
-- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT --
-- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR --
-- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT --
-- HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT --
-- LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, --
-- DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY --
-- THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT --
-- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE --
-- OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. --
-- --
------------------------------------------------------------------------------
with HAL.Touch_Panel;
with HAL.Framebuffer;
private with FT6x06;
private with STM32.Device;
private with STM32.I2C;
private with STM32.GPIO;
package Touch_Panel_FT6x06 is
type Touch_Panel is limited new HAL.Touch_Panel.Touch_Panel_Device
with private;
function Initialize
(This : in out Touch_Panel;
Orientation : HAL.Framebuffer.Display_Orientation :=
HAL.Framebuffer.Default) return Boolean;
procedure Initialize
(This : in out Touch_Panel;
Orientation : HAL.Framebuffer.Display_Orientation :=
HAL.Framebuffer.Default);
procedure Set_Orientation
(This : in out Touch_Panel;
Orientation : HAL.Framebuffer.Display_Orientation);
private
TP_I2C : STM32.I2C.I2C_Port renames STM32.Device.I2C_1;
TP_I2C_SCL : STM32.GPIO.GPIO_Point renames STM32.Device.PB8;
TP_I2C_SDA : STM32.GPIO.GPIO_Point renames STM32.Device.PB9;
TP_I2C_AF : STM32.GPIO_Alternate_Function renames STM32.Device.GPIO_AF_I2C1_4;
type Touch_Panel is limited new FT6x06.FT6x06_Device
(Port => TP_I2C'Access,
I2C_Addr => 16#54#) with null record;
end Touch_Panel_FT6x06;
|
-- This spec has been automatically generated from STM32F103.svd
pragma Restrictions (No_Elaboration_Code);
pragma Ada_2012;
pragma Style_Checks (Off);
with HAL;
with System;
package STM32_SVD.ADC is
pragma Preelaborate;
---------------
-- Registers --
---------------
-- status register
type SR_Register is record
-- Analog watchdog flag
AWD : Boolean := False;
-- Regular channel end of conversion
EOC : Boolean := False;
-- Injected channel end of conversion
JEOC : Boolean := False;
-- Injected channel start flag
JSTRT : Boolean := False;
-- Regular channel start flag
STRT : Boolean := False;
-- unspecified
Reserved_5_31 : HAL.UInt27 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for SR_Register use record
AWD at 0 range 0 .. 0;
EOC at 0 range 1 .. 1;
JEOC at 0 range 2 .. 2;
JSTRT at 0 range 3 .. 3;
STRT at 0 range 4 .. 4;
Reserved_5_31 at 0 range 5 .. 31;
end record;
subtype CR1_AWDCH_Field is HAL.UInt5;
subtype CR1_DISCNUM_Field is HAL.UInt3;
subtype CR1_DUALMOD_Field is HAL.UInt4;
-- control register 1
type CR1_Register is record
-- Analog watchdog channel select bits
AWDCH : CR1_AWDCH_Field := 16#0#;
-- Interrupt enable for EOC
EOCIE : Boolean := False;
-- Analog watchdog interrupt enable
AWDIE : Boolean := False;
-- Interrupt enable for injected channels
JEOCIE : Boolean := False;
-- Scan mode
SCAN : Boolean := False;
-- Enable the watchdog on a single channel in scan mode
AWDSGL : Boolean := False;
-- Automatic injected group conversion
JAUTO : Boolean := False;
-- Discontinuous mode on regular channels
DISCEN : Boolean := False;
-- Discontinuous mode on injected channels
JDISCEN : Boolean := False;
-- Discontinuous mode channel count
DISCNUM : CR1_DISCNUM_Field := 16#0#;
-- Dual mode selection
DUALMOD : CR1_DUALMOD_Field := 16#0#;
-- unspecified
Reserved_20_21 : HAL.UInt2 := 16#0#;
-- Analog watchdog enable on injected channels
JAWDEN : Boolean := False;
-- Analog watchdog enable on regular channels
AWDEN : Boolean := False;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for CR1_Register use record
AWDCH at 0 range 0 .. 4;
EOCIE at 0 range 5 .. 5;
AWDIE at 0 range 6 .. 6;
JEOCIE at 0 range 7 .. 7;
SCAN at 0 range 8 .. 8;
AWDSGL at 0 range 9 .. 9;
JAUTO at 0 range 10 .. 10;
DISCEN at 0 range 11 .. 11;
JDISCEN at 0 range 12 .. 12;
DISCNUM at 0 range 13 .. 15;
DUALMOD at 0 range 16 .. 19;
Reserved_20_21 at 0 range 20 .. 21;
JAWDEN at 0 range 22 .. 22;
AWDEN at 0 range 23 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
subtype CR2_JEXTSEL_Field is HAL.UInt3;
subtype CR2_EXTSEL_Field is HAL.UInt3;
-- control register 2
type CR2_Register is record
-- A/D converter ON / OFF
ADON : Boolean := False;
-- Continuous conversion
CONT : Boolean := False;
-- A/D calibration
CAL : Boolean := False;
-- Reset calibration
RSTCAL : Boolean := False;
-- unspecified
Reserved_4_7 : HAL.UInt4 := 16#0#;
-- Direct memory access mode
DMA : Boolean := False;
-- unspecified
Reserved_9_10 : HAL.UInt2 := 16#0#;
-- Data alignment
ALIGN : Boolean := False;
-- External event select for injected group
JEXTSEL : CR2_JEXTSEL_Field := 16#0#;
-- External trigger conversion mode for injected channels
JEXTTRIG : Boolean := False;
-- unspecified
Reserved_16_16 : HAL.Bit := 16#0#;
-- External event select for regular group
EXTSEL : CR2_EXTSEL_Field := 16#0#;
-- External trigger conversion mode for regular channels
EXTTRIG : Boolean := False;
-- Start conversion of injected channels
JSWSTART : Boolean := False;
-- Start conversion of regular channels
SWSTART : Boolean := False;
-- Temperature sensor and VREFINT enable
TSVREFE : Boolean := False;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for CR2_Register use record
ADON at 0 range 0 .. 0;
CONT at 0 range 1 .. 1;
CAL at 0 range 2 .. 2;
RSTCAL at 0 range 3 .. 3;
Reserved_4_7 at 0 range 4 .. 7;
DMA at 0 range 8 .. 8;
Reserved_9_10 at 0 range 9 .. 10;
ALIGN at 0 range 11 .. 11;
JEXTSEL at 0 range 12 .. 14;
JEXTTRIG at 0 range 15 .. 15;
Reserved_16_16 at 0 range 16 .. 16;
EXTSEL at 0 range 17 .. 19;
EXTTRIG at 0 range 20 .. 20;
JSWSTART at 0 range 21 .. 21;
SWSTART at 0 range 22 .. 22;
TSVREFE at 0 range 23 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
-- SMPR1_SMP array element
subtype SMPR1_SMP_Element is HAL.UInt3;
-- SMPR1_SMP array
type SMPR1_SMP_Field_Array is array (10 .. 17) of SMPR1_SMP_Element
with Component_Size => 3, Size => 24;
-- Type definition for SMPR1_SMP
type SMPR1_SMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- SMP as a value
Val : HAL.UInt24;
when True =>
-- SMP as an array
Arr : SMPR1_SMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 24;
for SMPR1_SMP_Field use record
Val at 0 range 0 .. 23;
Arr at 0 range 0 .. 23;
end record;
-- sample time register 1
type SMPR1_Register is record
-- Channel 10 sample time selection
SMP : SMPR1_SMP_Field := (As_Array => False, Val => 16#0#);
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for SMPR1_Register use record
SMP at 0 range 0 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
-- SMPR2_SMP array element
subtype SMPR2_SMP_Element is HAL.UInt3;
-- SMPR2_SMP array
type SMPR2_SMP_Field_Array is array (0 .. 9) of SMPR2_SMP_Element
with Component_Size => 3, Size => 30;
-- Type definition for SMPR2_SMP
type SMPR2_SMP_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- SMP as a value
Val : HAL.UInt30;
when True =>
-- SMP as an array
Arr : SMPR2_SMP_Field_Array;
end case;
end record
with Unchecked_Union, Size => 30;
for SMPR2_SMP_Field use record
Val at 0 range 0 .. 29;
Arr at 0 range 0 .. 29;
end record;
-- sample time register 2
type SMPR2_Register is record
-- Channel 0 sample time selection
SMP : SMPR2_SMP_Field := (As_Array => False, Val => 16#0#);
-- unspecified
Reserved_30_31 : HAL.UInt2 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for SMPR2_Register use record
SMP at 0 range 0 .. 29;
Reserved_30_31 at 0 range 30 .. 31;
end record;
subtype JOFR1_JOFFSET1_Field is HAL.UInt12;
-- injected channel data offset register x
type JOFR1_Register is record
-- Data offset for injected channel x
JOFFSET1 : JOFR1_JOFFSET1_Field := 16#0#;
-- unspecified
Reserved_12_31 : HAL.UInt20 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for JOFR1_Register use record
JOFFSET1 at 0 range 0 .. 11;
Reserved_12_31 at 0 range 12 .. 31;
end record;
subtype JOFR2_JOFFSET2_Field is HAL.UInt12;
-- injected channel data offset register x
type JOFR2_Register is record
-- Data offset for injected channel x
JOFFSET2 : JOFR2_JOFFSET2_Field := 16#0#;
-- unspecified
Reserved_12_31 : HAL.UInt20 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for JOFR2_Register use record
JOFFSET2 at 0 range 0 .. 11;
Reserved_12_31 at 0 range 12 .. 31;
end record;
subtype JOFR3_JOFFSET3_Field is HAL.UInt12;
-- injected channel data offset register x
type JOFR3_Register is record
-- Data offset for injected channel x
JOFFSET3 : JOFR3_JOFFSET3_Field := 16#0#;
-- unspecified
Reserved_12_31 : HAL.UInt20 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for JOFR3_Register use record
JOFFSET3 at 0 range 0 .. 11;
Reserved_12_31 at 0 range 12 .. 31;
end record;
subtype JOFR4_JOFFSET4_Field is HAL.UInt12;
-- injected channel data offset register x
type JOFR4_Register is record
-- Data offset for injected channel x
JOFFSET4 : JOFR4_JOFFSET4_Field := 16#0#;
-- unspecified
Reserved_12_31 : HAL.UInt20 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for JOFR4_Register use record
JOFFSET4 at 0 range 0 .. 11;
Reserved_12_31 at 0 range 12 .. 31;
end record;
subtype HTR_HT_Field is HAL.UInt12;
-- watchdog higher threshold register
type HTR_Register is record
-- Analog watchdog higher threshold
HT : HTR_HT_Field := 16#FFF#;
-- unspecified
Reserved_12_31 : HAL.UInt20 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for HTR_Register use record
HT at 0 range 0 .. 11;
Reserved_12_31 at 0 range 12 .. 31;
end record;
subtype LTR_LT_Field is HAL.UInt12;
-- watchdog lower threshold register
type LTR_Register is record
-- Analog watchdog lower threshold
LT : LTR_LT_Field := 16#0#;
-- unspecified
Reserved_12_31 : HAL.UInt20 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for LTR_Register use record
LT at 0 range 0 .. 11;
Reserved_12_31 at 0 range 12 .. 31;
end record;
-- SQR1_SQ array element
subtype SQR1_SQ_Element is HAL.UInt5;
-- SQR1_SQ array
type SQR1_SQ_Field_Array is array (13 .. 16) of SQR1_SQ_Element
with Component_Size => 5, Size => 20;
-- Type definition for SQR1_SQ
type SQR1_SQ_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- SQ as a value
Val : HAL.UInt20;
when True =>
-- SQ as an array
Arr : SQR1_SQ_Field_Array;
end case;
end record
with Unchecked_Union, Size => 20;
for SQR1_SQ_Field use record
Val at 0 range 0 .. 19;
Arr at 0 range 0 .. 19;
end record;
subtype SQR1_L_Field is HAL.UInt4;
-- regular sequence register 1
type SQR1_Register is record
-- 13th conversion in regular sequence
SQ : SQR1_SQ_Field := (As_Array => False, Val => 16#0#);
-- Regular channel sequence length
L : SQR1_L_Field := 16#0#;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for SQR1_Register use record
SQ at 0 range 0 .. 19;
L at 0 range 20 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
-- SQR2_SQ array element
subtype SQR2_SQ_Element is HAL.UInt5;
-- SQR2_SQ array
type SQR2_SQ_Field_Array is array (7 .. 12) of SQR2_SQ_Element
with Component_Size => 5, Size => 30;
-- Type definition for SQR2_SQ
type SQR2_SQ_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- SQ as a value
Val : HAL.UInt30;
when True =>
-- SQ as an array
Arr : SQR2_SQ_Field_Array;
end case;
end record
with Unchecked_Union, Size => 30;
for SQR2_SQ_Field use record
Val at 0 range 0 .. 29;
Arr at 0 range 0 .. 29;
end record;
-- regular sequence register 2
type SQR2_Register is record
-- 7th conversion in regular sequence
SQ : SQR2_SQ_Field := (As_Array => False, Val => 16#0#);
-- unspecified
Reserved_30_31 : HAL.UInt2 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for SQR2_Register use record
SQ at 0 range 0 .. 29;
Reserved_30_31 at 0 range 30 .. 31;
end record;
-- SQR3_SQ array element
subtype SQR3_SQ_Element is HAL.UInt5;
-- SQR3_SQ array
type SQR3_SQ_Field_Array is array (1 .. 6) of SQR3_SQ_Element
with Component_Size => 5, Size => 30;
-- Type definition for SQR3_SQ
type SQR3_SQ_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- SQ as a value
Val : HAL.UInt30;
when True =>
-- SQ as an array
Arr : SQR3_SQ_Field_Array;
end case;
end record
with Unchecked_Union, Size => 30;
for SQR3_SQ_Field use record
Val at 0 range 0 .. 29;
Arr at 0 range 0 .. 29;
end record;
-- regular sequence register 3
type SQR3_Register is record
-- 1st conversion in regular sequence
SQ : SQR3_SQ_Field := (As_Array => False, Val => 16#0#);
-- unspecified
Reserved_30_31 : HAL.UInt2 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for SQR3_Register use record
SQ at 0 range 0 .. 29;
Reserved_30_31 at 0 range 30 .. 31;
end record;
-- JSQR_JSQ array element
subtype JSQR_JSQ_Element is HAL.UInt5;
-- JSQR_JSQ array
type JSQR_JSQ_Field_Array is array (1 .. 4) of JSQR_JSQ_Element
with Component_Size => 5, Size => 20;
-- Type definition for JSQR_JSQ
type JSQR_JSQ_Field
(As_Array : Boolean := False)
is record
case As_Array is
when False =>
-- JSQ as a value
Val : HAL.UInt20;
when True =>
-- JSQ as an array
Arr : JSQR_JSQ_Field_Array;
end case;
end record
with Unchecked_Union, Size => 20;
for JSQR_JSQ_Field use record
Val at 0 range 0 .. 19;
Arr at 0 range 0 .. 19;
end record;
subtype JSQR_JL_Field is HAL.UInt2;
-- injected sequence register
type JSQR_Register is record
-- 1st conversion in injected sequence
JSQ : JSQR_JSQ_Field := (As_Array => False, Val => 16#0#);
-- Injected sequence length
JL : JSQR_JL_Field := 16#0#;
-- unspecified
Reserved_22_31 : HAL.UInt10 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for JSQR_Register use record
JSQ at 0 range 0 .. 19;
JL at 0 range 20 .. 21;
Reserved_22_31 at 0 range 22 .. 31;
end record;
subtype JDR_JDATA_Field is HAL.UInt16;
-- injected data register x
type JDR_Register is record
-- Read-only. Injected data
JDATA : JDR_JDATA_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for JDR_Register use record
JDATA at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
subtype DR_DATA_Field is HAL.UInt16;
subtype DR_ADC2DATA_Field is HAL.UInt16;
-- regular data register
type DR_Register is record
-- Read-only. Regular data
DATA : DR_DATA_Field;
-- Read-only. ADC2 data
ADC2DATA : DR_ADC2DATA_Field;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for DR_Register use record
DATA at 0 range 0 .. 15;
ADC2DATA at 0 range 16 .. 31;
end record;
-- control register 1
type CR1_Register_1 is record
-- Analog watchdog channel select bits
AWDCH : CR1_AWDCH_Field := 16#0#;
-- Interrupt enable for EOC
EOCIE : Boolean := False;
-- Analog watchdog interrupt enable
AWDIE : Boolean := False;
-- Interrupt enable for injected channels
JEOCIE : Boolean := False;
-- Scan mode
SCAN : Boolean := False;
-- Enable the watchdog on a single channel in scan mode
AWDSGL : Boolean := False;
-- Automatic injected group conversion
JAUTO : Boolean := False;
-- Discontinuous mode on regular channels
DISCEN : Boolean := False;
-- Discontinuous mode on injected channels
JDISCEN : Boolean := False;
-- Discontinuous mode channel count
DISCNUM : CR1_DISCNUM_Field := 16#0#;
-- unspecified
Reserved_16_21 : HAL.UInt6 := 16#0#;
-- Analog watchdog enable on injected channels
JAWDEN : Boolean := False;
-- Analog watchdog enable on regular channels
AWDEN : Boolean := False;
-- unspecified
Reserved_24_31 : HAL.UInt8 := 16#0#;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for CR1_Register_1 use record
AWDCH at 0 range 0 .. 4;
EOCIE at 0 range 5 .. 5;
AWDIE at 0 range 6 .. 6;
JEOCIE at 0 range 7 .. 7;
SCAN at 0 range 8 .. 8;
AWDSGL at 0 range 9 .. 9;
JAUTO at 0 range 10 .. 10;
DISCEN at 0 range 11 .. 11;
JDISCEN at 0 range 12 .. 12;
DISCNUM at 0 range 13 .. 15;
Reserved_16_21 at 0 range 16 .. 21;
JAWDEN at 0 range 22 .. 22;
AWDEN at 0 range 23 .. 23;
Reserved_24_31 at 0 range 24 .. 31;
end record;
-- regular data register
type DR_Register_1 is record
-- Read-only. Regular data
DATA : DR_DATA_Field;
-- unspecified
Reserved_16_31 : HAL.UInt16;
end record
with Volatile_Full_Access, Size => 32,
Bit_Order => System.Low_Order_First;
for DR_Register_1 use record
DATA at 0 range 0 .. 15;
Reserved_16_31 at 0 range 16 .. 31;
end record;
-----------------
-- Peripherals --
-----------------
-- Analog to digital converter
type ADC1_Peripheral is record
-- status register
SR : aliased SR_Register;
-- control register 1
CR1 : aliased CR1_Register;
-- control register 2
CR2 : aliased CR2_Register;
-- sample time register 1
SMPR1 : aliased SMPR1_Register;
-- sample time register 2
SMPR2 : aliased SMPR2_Register;
-- injected channel data offset register x
JOFR1 : aliased JOFR1_Register;
-- injected channel data offset register x
JOFR2 : aliased JOFR2_Register;
-- injected channel data offset register x
JOFR3 : aliased JOFR3_Register;
-- injected channel data offset register x
JOFR4 : aliased JOFR4_Register;
-- watchdog higher threshold register
HTR : aliased HTR_Register;
-- watchdog lower threshold register
LTR : aliased LTR_Register;
-- regular sequence register 1
SQR1 : aliased SQR1_Register;
-- regular sequence register 2
SQR2 : aliased SQR2_Register;
-- regular sequence register 3
SQR3 : aliased SQR3_Register;
-- injected sequence register
JSQR : aliased JSQR_Register;
-- injected data register x
JDR1 : aliased JDR_Register;
-- injected data register x
JDR2 : aliased JDR_Register;
-- injected data register x
JDR3 : aliased JDR_Register;
-- injected data register x
JDR4 : aliased JDR_Register;
-- regular data register
DR : aliased DR_Register;
end record
with Volatile;
for ADC1_Peripheral use record
SR at 16#0# range 0 .. 31;
CR1 at 16#4# range 0 .. 31;
CR2 at 16#8# range 0 .. 31;
SMPR1 at 16#C# range 0 .. 31;
SMPR2 at 16#10# range 0 .. 31;
JOFR1 at 16#14# range 0 .. 31;
JOFR2 at 16#18# range 0 .. 31;
JOFR3 at 16#1C# range 0 .. 31;
JOFR4 at 16#20# range 0 .. 31;
HTR at 16#24# range 0 .. 31;
LTR at 16#28# range 0 .. 31;
SQR1 at 16#2C# range 0 .. 31;
SQR2 at 16#30# range 0 .. 31;
SQR3 at 16#34# range 0 .. 31;
JSQR at 16#38# range 0 .. 31;
JDR1 at 16#3C# range 0 .. 31;
JDR2 at 16#40# range 0 .. 31;
JDR3 at 16#44# range 0 .. 31;
JDR4 at 16#48# range 0 .. 31;
DR at 16#4C# range 0 .. 31;
end record;
-- Analog to digital converter
ADC1_Periph : aliased ADC1_Peripheral
with Import, Address => System'To_Address (16#40012400#);
-- Analog to digital converter
type ADC_Peripheral is record
-- status register
SR : aliased SR_Register;
-- control register 1
CR1 : aliased CR1_Register_1;
-- control register 2
CR2 : aliased CR2_Register;
-- sample time register 1
SMPR1 : aliased SMPR1_Register;
-- sample time register 2
SMPR2 : aliased SMPR2_Register;
-- injected channel data offset register x
JOFR1 : aliased JOFR1_Register;
-- injected channel data offset register x
JOFR2 : aliased JOFR2_Register;
-- injected channel data offset register x
JOFR3 : aliased JOFR3_Register;
-- injected channel data offset register x
JOFR4 : aliased JOFR4_Register;
-- watchdog higher threshold register
HTR : aliased HTR_Register;
-- watchdog lower threshold register
LTR : aliased LTR_Register;
-- regular sequence register 1
SQR1 : aliased SQR1_Register;
-- regular sequence register 2
SQR2 : aliased SQR2_Register;
-- regular sequence register 3
SQR3 : aliased SQR3_Register;
-- injected sequence register
JSQR : aliased JSQR_Register;
-- injected data register x
JDR1 : aliased JDR_Register;
-- injected data register x
JDR2 : aliased JDR_Register;
-- injected data register x
JDR3 : aliased JDR_Register;
-- injected data register x
JDR4 : aliased JDR_Register;
-- regular data register
DR : aliased DR_Register_1;
end record
with Volatile;
for ADC_Peripheral use record
SR at 16#0# range 0 .. 31;
CR1 at 16#4# range 0 .. 31;
CR2 at 16#8# range 0 .. 31;
SMPR1 at 16#C# range 0 .. 31;
SMPR2 at 16#10# range 0 .. 31;
JOFR1 at 16#14# range 0 .. 31;
JOFR2 at 16#18# range 0 .. 31;
JOFR3 at 16#1C# range 0 .. 31;
JOFR4 at 16#20# range 0 .. 31;
HTR at 16#24# range 0 .. 31;
LTR at 16#28# range 0 .. 31;
SQR1 at 16#2C# range 0 .. 31;
SQR2 at 16#30# range 0 .. 31;
SQR3 at 16#34# range 0 .. 31;
JSQR at 16#38# range 0 .. 31;
JDR1 at 16#3C# range 0 .. 31;
JDR2 at 16#40# range 0 .. 31;
JDR3 at 16#44# range 0 .. 31;
JDR4 at 16#48# range 0 .. 31;
DR at 16#4C# range 0 .. 31;
end record;
-- Analog to digital converter
ADC2_Periph : aliased ADC_Peripheral
with Import, Address => System'To_Address (16#40012800#);
-- Analog to digital converter
ADC3_Periph : aliased ADC_Peripheral
with Import, Address => System'To_Address (16#40013C00#);
end STM32_SVD.ADC;
|
<?xml version="1.0" encoding="UTF-8" standalone="yes" ?>
<!DOCTYPE boost_serialization>
<boost_serialization signature="serialization::archive" version="15">
<syndb class_id="0" tracking_level="0" version="0">
<userIPLatency>-1</userIPLatency>
<userIPName></userIPName>
<cdfg class_id="1" tracking_level="1" version="0" object_id="_0">
<name>Loop_Xpose_Col_Outer</name>
<ret_bitwidth>0</ret_bitwidth>
<ports class_id="2" tracking_level="0" version="0">
<count>2</count>
<item_version>0</item_version>
<item class_id="3" tracking_level="1" version="0" object_id="_1">
<Value class_id="4" tracking_level="0" version="0">
<Obj class_id="5" tracking_level="0" version="0">
<type>1</type>
<id>1</id>
<name>col_outbuf_i</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo class_id="6" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName>RAM</coreName>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<direction>0</direction>
<if_type>1</if_type>
<array_size>64</array_size>
<bit_vecs class_id="7" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
<item class_id_reference="3" object_id="_2">
<Value>
<Obj>
<type>1</type>
<id>2</id>
<name>buf_2d_out</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName>RAM</coreName>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<direction>1</direction>
<if_type>1</if_type>
<array_size>64</array_size>
<bit_vecs>
<count>0</count>
<item_version>0</item_version>
</bit_vecs>
</item>
</ports>
<nodes class_id="8" tracking_level="0" version="0">
<count>28</count>
<item_version>0</item_version>
<item class_id="9" tracking_level="1" version="0" object_id="_3">
<Value>
<Obj>
<type>0</type>
<id>3</id>
<name>_ln0</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>41</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.73</m_delay>
<m_topoIndex>1</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_4">
<Value>
<Obj>
<type>0</type>
<id>5</id>
<name>indvar_flatten</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>92</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item class_id="11" tracking_level="0" version="0">
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second class_id="12" tracking_level="0" version="0">
<count>2</count>
<item_version>0</item_version>
<item class_id="13" tracking_level="0" version="0">
<first class_id="14" tracking_level="0" version="0">
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>92</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>7</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>87</item>
<item>88</item>
<item>89</item>
<item>90</item>
</oprand_edges>
<opcode>phi</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>2</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_5">
<Value>
<Obj>
<type>0</type>
<id>6</id>
<name>j_1_i</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>4</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>91</item>
<item>92</item>
<item>93</item>
<item>94</item>
</oprand_edges>
<opcode>phi</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>3</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_6">
<Value>
<Obj>
<type>0</type>
<id>7</id>
<name>i_3_i</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName>i</originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>4</bitwidth>
</Value>
<oprand_edges>
<count>4</count>
<item_version>0</item_version>
<item>95</item>
<item>96</item>
<item>97</item>
<item>98</item>
</oprand_edges>
<opcode>phi</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>4</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_7">
<Value>
<Obj>
<type>0</type>
<id>8</id>
<name>icmp_ln92</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>92</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>92</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>99</item>
<item>101</item>
</oprand_edges>
<opcode>icmp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.71</m_delay>
<m_topoIndex>5</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_8">
<Value>
<Obj>
<type>0</type>
<id>9</id>
<name>add_ln92</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>92</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>92</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>7</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>102</item>
<item>104</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.85</m_delay>
<m_topoIndex>6</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_9">
<Value>
<Obj>
<type>0</type>
<id>10</id>
<name>_ln92</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>92</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>92</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>105</item>
<item>106</item>
<item>107</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>7</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_10">
<Value>
<Obj>
<type>0</type>
<id>12</id>
<name>j</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>92</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>92</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>j</originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>4</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>42</item>
<item>44</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.80</m_delay>
<m_topoIndex>8</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_11">
<Value>
<Obj>
<type>0</type>
<id>15</id>
<name>icmp_ln94</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>94</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>94</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>1</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>45</item>
<item>47</item>
</oprand_edges>
<opcode>icmp</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.72</m_delay>
<m_topoIndex>9</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_12">
<Value>
<Obj>
<type>0</type>
<id>16</id>
<name>select_ln95</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>4</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>48</item>
<item>50</item>
<item>51</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.18</m_delay>
<m_topoIndex>10</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_13">
<Value>
<Obj>
<type>0</type>
<id>17</id>
<name>select_ln95_1</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>4</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>52</item>
<item>53</item>
<item>54</item>
</oprand_edges>
<opcode>select</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.18</m_delay>
<m_topoIndex>11</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_14">
<Value>
<Obj>
<type>0</type>
<id>18</id>
<name>zext_ln95</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>55</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>12</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_15">
<Value>
<Obj>
<type>0</type>
<id>19</id>
<name>tmp</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>7</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>57</item>
<item>58</item>
<item>60</item>
</oprand_edges>
<opcode>bitconcatenate</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>20</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_16">
<Value>
<Obj>
<type>0</type>
<id>20</id>
<name>zext_ln95_1</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>61</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>21</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_17">
<Value>
<Obj>
<type>0</type>
<id>24</id>
<name>zext_ln95_2</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>62</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>22</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_18">
<Value>
<Obj>
<type>0</type>
<id>25</id>
<name>tmp_3</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>7</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>63</item>
<item>64</item>
<item>65</item>
</oprand_edges>
<opcode>bitconcatenate</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>13</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_19">
<Value>
<Obj>
<type>0</type>
<id>26</id>
<name>zext_ln95_3</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>66</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>14</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_20">
<Value>
<Obj>
<type>0</type>
<id>27</id>
<name>add_ln95</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>67</item>
<item>68</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.85</m_delay>
<m_topoIndex>15</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_21">
<Value>
<Obj>
<type>0</type>
<id>28</id>
<name>zext_ln95_4</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>64</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>69</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>16</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_22">
<Value>
<Obj>
<type>0</type>
<id>29</id>
<name>col_outbuf_i_addr</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>6</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>70</item>
<item>72</item>
<item>73</item>
</oprand_edges>
<opcode>getelementptr</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>17</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_23">
<Value>
<Obj>
<type>0</type>
<id>30</id>
<name>add_ln95_1</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>8</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>74</item>
<item>75</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.85</m_delay>
<m_topoIndex>23</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_24">
<Value>
<Obj>
<type>0</type>
<id>31</id>
<name>zext_ln95_5</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>64</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>76</item>
</oprand_edges>
<opcode>zext</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>24</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_25">
<Value>
<Obj>
<type>0</type>
<id>32</id>
<name>buf_2d_out_addr</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>6</bitwidth>
</Value>
<oprand_edges>
<count>3</count>
<item_version>0</item_version>
<item>77</item>
<item>78</item>
<item>79</item>
</oprand_edges>
<opcode>getelementptr</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>25</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_26">
<Value>
<Obj>
<type>0</type>
<id>33</id>
<name>col_outbuf_i_load</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>16</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>80</item>
</oprand_edges>
<opcode>load</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.29</m_delay>
<m_topoIndex>18</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_27">
<Value>
<Obj>
<type>0</type>
<id>34</id>
<name>buf_2d_out_addr_write_ln95</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>95</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>95</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>81</item>
<item>82</item>
</oprand_edges>
<opcode>store</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>1.29</m_delay>
<m_topoIndex>26</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_28">
<Value>
<Obj>
<type>0</type>
<id>36</id>
<name>i</name>
<fileName>dct.cpp</fileName>
<fileDirectory>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</fileDirectory>
<lineNumber>94</lineNumber>
<contextFuncName>dct_2d</contextFuncName>
<inlineStackInfo>
<count>1</count>
<item_version>0</item_version>
<item>
<first>/usr/local/labs/SDS/current/ge46bod/Design_Analysis/lab1</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>
<first>
<first>dct.cpp</first>
<second>dct</second>
</first>
<second>130</second>
</item>
<item>
<first>
<first>dct.cpp</first>
<second>dct_2d</second>
</first>
<second>94</second>
</item>
</second>
</item>
</inlineStackInfo>
<originalName>i</originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>4</bitwidth>
</Value>
<oprand_edges>
<count>2</count>
<item_version>0</item_version>
<item>83</item>
<item>84</item>
</oprand_edges>
<opcode>add</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.80</m_delay>
<m_topoIndex>19</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_29">
<Value>
<Obj>
<type>0</type>
<id>37</id>
<name>_ln0</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>1</count>
<item_version>0</item_version>
<item>85</item>
</oprand_edges>
<opcode>br</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>27</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
<item class_id_reference="9" object_id="_30">
<Value>
<Obj>
<type>0</type>
<id>39</id>
<name>_ln0</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>0</bitwidth>
</Value>
<oprand_edges>
<count>0</count>
<item_version>0</item_version>
</oprand_edges>
<opcode>ret</opcode>
<m_Display>0</m_Display>
<m_isOnCriticalPath>0</m_isOnCriticalPath>
<m_isLCDNode>0</m_isLCDNode>
<m_isStartOfPath>0</m_isStartOfPath>
<m_delay>0.00</m_delay>
<m_topoIndex>28</m_topoIndex>
<m_clusterGroupNumber>-1</m_clusterGroupNumber>
</item>
</nodes>
<consts class_id="15" tracking_level="0" version="0">
<count>8</count>
<item_version>0</item_version>
<item class_id="16" tracking_level="1" version="0" object_id="_31">
<Value>
<Obj>
<type>2</type>
<id>43</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>4</bitwidth>
</Value>
<const_type>0</const_type>
<content>1</content>
</item>
<item class_id_reference="16" object_id="_32">
<Value>
<Obj>
<type>2</type>
<id>46</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>4</bitwidth>
</Value>
<const_type>0</const_type>
<content>8</content>
</item>
<item class_id_reference="16" object_id="_33">
<Value>
<Obj>
<type>2</type>
<id>49</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>4</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_34">
<Value>
<Obj>
<type>2</type>
<id>59</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>3</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_35">
<Value>
<Obj>
<type>2</type>
<id>71</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>64</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_36">
<Value>
<Obj>
<type>2</type>
<id>86</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>7</bitwidth>
</Value>
<const_type>0</const_type>
<content>0</content>
</item>
<item class_id_reference="16" object_id="_37">
<Value>
<Obj>
<type>2</type>
<id>100</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>7</bitwidth>
</Value>
<const_type>0</const_type>
<content>64</content>
</item>
<item class_id_reference="16" object_id="_38">
<Value>
<Obj>
<type>2</type>
<id>103</id>
<name>empty</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<bitwidth>7</bitwidth>
</Value>
<const_type>0</const_type>
<content>1</content>
</item>
</consts>
<blocks class_id="17" tracking_level="0" version="0">
<count>4</count>
<item_version>0</item_version>
<item class_id="18" tracking_level="1" version="0" object_id="_39">
<Obj>
<type>3</type>
<id>4</id>
<name>newFuncRoot</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<node_objs>
<count>1</count>
<item_version>0</item_version>
<item>3</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_40">
<Obj>
<type>3</type>
<id>11</id>
<name></name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<node_objs>
<count>6</count>
<item_version>0</item_version>
<item>5</item>
<item>6</item>
<item>7</item>
<item>8</item>
<item>9</item>
<item>10</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_41">
<Obj>
<type>3</type>
<id>38</id>
<name>Xpose_Col_Inner_Loop</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<node_objs>
<count>20</count>
<item_version>0</item_version>
<item>12</item>
<item>15</item>
<item>16</item>
<item>17</item>
<item>18</item>
<item>19</item>
<item>20</item>
<item>24</item>
<item>25</item>
<item>26</item>
<item>27</item>
<item>28</item>
<item>29</item>
<item>30</item>
<item>31</item>
<item>32</item>
<item>33</item>
<item>34</item>
<item>36</item>
<item>37</item>
</node_objs>
</item>
<item class_id_reference="18" object_id="_42">
<Obj>
<type>3</type>
<id>40</id>
<name>dct_2d.exit.exitStub</name>
<fileName></fileName>
<fileDirectory></fileDirectory>
<lineNumber>0</lineNumber>
<contextFuncName></contextFuncName>
<inlineStackInfo>
<count>0</count>
<item_version>0</item_version>
</inlineStackInfo>
<originalName></originalName>
<rtlName></rtlName>
<coreName></coreName>
</Obj>
<node_objs>
<count>1</count>
<item_version>0</item_version>
<item>39</item>
</node_objs>
</item>
</blocks>
<edges class_id="19" tracking_level="0" version="0">
<count>60</count>
<item_version>0</item_version>
<item class_id="20" tracking_level="1" version="0" object_id="_43">
<id>41</id>
<edge_type>2</edge_type>
<source_obj>11</source_obj>
<sink_obj>3</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_44">
<id>42</id>
<edge_type>1</edge_type>
<source_obj>6</source_obj>
<sink_obj>12</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_45">
<id>44</id>
<edge_type>1</edge_type>
<source_obj>43</source_obj>
<sink_obj>12</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_46">
<id>45</id>
<edge_type>1</edge_type>
<source_obj>7</source_obj>
<sink_obj>15</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_47">
<id>47</id>
<edge_type>1</edge_type>
<source_obj>46</source_obj>
<sink_obj>15</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_48">
<id>48</id>
<edge_type>1</edge_type>
<source_obj>15</source_obj>
<sink_obj>16</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_49">
<id>50</id>
<edge_type>1</edge_type>
<source_obj>49</source_obj>
<sink_obj>16</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_50">
<id>51</id>
<edge_type>1</edge_type>
<source_obj>7</source_obj>
<sink_obj>16</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_51">
<id>52</id>
<edge_type>1</edge_type>
<source_obj>15</source_obj>
<sink_obj>17</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_52">
<id>53</id>
<edge_type>1</edge_type>
<source_obj>12</source_obj>
<sink_obj>17</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_53">
<id>54</id>
<edge_type>1</edge_type>
<source_obj>6</source_obj>
<sink_obj>17</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_54">
<id>55</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>18</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_55">
<id>58</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>19</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_56">
<id>60</id>
<edge_type>1</edge_type>
<source_obj>59</source_obj>
<sink_obj>19</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_57">
<id>61</id>
<edge_type>1</edge_type>
<source_obj>19</source_obj>
<sink_obj>20</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_58">
<id>62</id>
<edge_type>1</edge_type>
<source_obj>16</source_obj>
<sink_obj>24</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_59">
<id>64</id>
<edge_type>1</edge_type>
<source_obj>16</source_obj>
<sink_obj>25</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_60">
<id>65</id>
<edge_type>1</edge_type>
<source_obj>59</source_obj>
<sink_obj>25</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_61">
<id>66</id>
<edge_type>1</edge_type>
<source_obj>25</source_obj>
<sink_obj>26</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_62">
<id>67</id>
<edge_type>1</edge_type>
<source_obj>18</source_obj>
<sink_obj>27</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_63">
<id>68</id>
<edge_type>1</edge_type>
<source_obj>26</source_obj>
<sink_obj>27</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_64">
<id>69</id>
<edge_type>1</edge_type>
<source_obj>27</source_obj>
<sink_obj>28</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_65">
<id>70</id>
<edge_type>1</edge_type>
<source_obj>1</source_obj>
<sink_obj>29</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_66">
<id>72</id>
<edge_type>1</edge_type>
<source_obj>71</source_obj>
<sink_obj>29</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_67">
<id>73</id>
<edge_type>1</edge_type>
<source_obj>28</source_obj>
<sink_obj>29</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_68">
<id>74</id>
<edge_type>1</edge_type>
<source_obj>24</source_obj>
<sink_obj>30</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_69">
<id>75</id>
<edge_type>1</edge_type>
<source_obj>20</source_obj>
<sink_obj>30</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_70">
<id>76</id>
<edge_type>1</edge_type>
<source_obj>30</source_obj>
<sink_obj>31</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_71">
<id>77</id>
<edge_type>1</edge_type>
<source_obj>2</source_obj>
<sink_obj>32</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_72">
<id>78</id>
<edge_type>1</edge_type>
<source_obj>71</source_obj>
<sink_obj>32</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_73">
<id>79</id>
<edge_type>1</edge_type>
<source_obj>31</source_obj>
<sink_obj>32</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_74">
<id>80</id>
<edge_type>1</edge_type>
<source_obj>29</source_obj>
<sink_obj>33</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_75">
<id>81</id>
<edge_type>1</edge_type>
<source_obj>33</source_obj>
<sink_obj>34</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_76">
<id>82</id>
<edge_type>1</edge_type>
<source_obj>32</source_obj>
<sink_obj>34</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_77">
<id>83</id>
<edge_type>1</edge_type>
<source_obj>16</source_obj>
<sink_obj>36</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_78">
<id>84</id>
<edge_type>1</edge_type>
<source_obj>43</source_obj>
<sink_obj>36</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_79">
<id>85</id>
<edge_type>2</edge_type>
<source_obj>11</source_obj>
<sink_obj>37</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_80">
<id>87</id>
<edge_type>1</edge_type>
<source_obj>86</source_obj>
<sink_obj>5</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_81">
<id>88</id>
<edge_type>2</edge_type>
<source_obj>4</source_obj>
<sink_obj>5</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_82">
<id>89</id>
<edge_type>1</edge_type>
<source_obj>9</source_obj>
<sink_obj>5</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_83">
<id>90</id>
<edge_type>2</edge_type>
<source_obj>38</source_obj>
<sink_obj>5</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_84">
<id>91</id>
<edge_type>1</edge_type>
<source_obj>49</source_obj>
<sink_obj>6</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_85">
<id>92</id>
<edge_type>2</edge_type>
<source_obj>4</source_obj>
<sink_obj>6</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_86">
<id>93</id>
<edge_type>1</edge_type>
<source_obj>17</source_obj>
<sink_obj>6</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_87">
<id>94</id>
<edge_type>2</edge_type>
<source_obj>38</source_obj>
<sink_obj>6</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_88">
<id>95</id>
<edge_type>1</edge_type>
<source_obj>49</source_obj>
<sink_obj>7</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_89">
<id>96</id>
<edge_type>2</edge_type>
<source_obj>4</source_obj>
<sink_obj>7</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_90">
<id>97</id>
<edge_type>1</edge_type>
<source_obj>36</source_obj>
<sink_obj>7</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_91">
<id>98</id>
<edge_type>2</edge_type>
<source_obj>38</source_obj>
<sink_obj>7</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
<item class_id_reference="20" object_id="_92">
<id>99</id>
<edge_type>1</edge_type>
<source_obj>5</source_obj>
<sink_obj>8</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_93">
<id>101</id>
<edge_type>1</edge_type>
<source_obj>100</source_obj>
<sink_obj>8</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_94">
<id>102</id>
<edge_type>1</edge_type>
<source_obj>5</source_obj>
<sink_obj>9</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_95">
<id>104</id>
<edge_type>1</edge_type>
<source_obj>103</source_obj>
<sink_obj>9</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_96">
<id>105</id>
<edge_type>1</edge_type>
<source_obj>8</source_obj>
<sink_obj>10</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_97">
<id>106</id>
<edge_type>2</edge_type>
<source_obj>38</source_obj>
<sink_obj>10</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_98">
<id>107</id>
<edge_type>2</edge_type>
<source_obj>40</source_obj>
<sink_obj>10</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_99">
<id>139</id>
<edge_type>2</edge_type>
<source_obj>4</source_obj>
<sink_obj>11</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_100">
<id>140</id>
<edge_type>2</edge_type>
<source_obj>11</source_obj>
<sink_obj>40</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_101">
<id>141</id>
<edge_type>2</edge_type>
<source_obj>11</source_obj>
<sink_obj>38</sink_obj>
<is_back_edge>0</is_back_edge>
</item>
<item class_id_reference="20" object_id="_102">
<id>142</id>
<edge_type>2</edge_type>
<source_obj>38</source_obj>
<sink_obj>11</sink_obj>
<is_back_edge>1</is_back_edge>
</item>
</edges>
</cdfg>
<cdfg_regions class_id="21" tracking_level="0" version="0">
<count>4</count>
<item_version>0</item_version>
<item class_id="22" tracking_level="1" version="0" object_id="_103">
<mId>1</mId>
<mTag>Loop_Xpose_Col_Outer</mTag>
<mType>0</mType>
<sub_regions>
<count>3</count>
<item_version>0</item_version>
<item>2</item>
<item>3</item>
<item>4</item>
</sub_regions>
<basic_blocks>
<count>0</count>
<item_version>0</item_version>
</basic_blocks>
<mII>-1</mII>
<mDepth>-1</mDepth>
<mMinTripCount>-1</mMinTripCount>
<mMaxTripCount>-1</mMaxTripCount>
<mMinLatency>66</mMinLatency>
<mMaxLatency>66</mMaxLatency>
<mIsDfPipe>0</mIsDfPipe>
<mDfPipe class_id="-1"></mDfPipe>
</item>
<item class_id_reference="22" object_id="_104">
<mId>2</mId>
<mTag>Entry</mTag>
<mType>0</mType>
<sub_regions>
<count>0</count>
<item_version>0</item_version>
</sub_regions>
<basic_blocks>
<count>1</count>
<item_version>0</item_version>
<item>4</item>
</basic_blocks>
<mII>-1</mII>
<mDepth>-1</mDepth>
<mMinTripCount>-1</mMinTripCount>
<mMaxTripCount>-1</mMaxTripCount>
<mMinLatency>0</mMinLatency>
<mMaxLatency>0</mMaxLatency>
<mIsDfPipe>0</mIsDfPipe>
<mDfPipe class_id="-1"></mDfPipe>
</item>
<item class_id_reference="22" object_id="_105">
<mId>3</mId>
<mTag>Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</mTag>
<mType>1</mType>
<sub_regions>
<count>0</count>
<item_version>0</item_version>
</sub_regions>
<basic_blocks>
<count>2</count>
<item_version>0</item_version>
<item>11</item>
<item>38</item>
</basic_blocks>
<mII>1</mII>
<mDepth>2</mDepth>
<mMinTripCount>64</mMinTripCount>
<mMaxTripCount>64</mMaxTripCount>
<mMinLatency>64</mMinLatency>
<mMaxLatency>64</mMaxLatency>
<mIsDfPipe>0</mIsDfPipe>
<mDfPipe class_id="-1"></mDfPipe>
</item>
<item class_id_reference="22" object_id="_106">
<mId>4</mId>
<mTag>Return</mTag>
<mType>0</mType>
<sub_regions>
<count>0</count>
<item_version>0</item_version>
</sub_regions>
<basic_blocks>
<count>1</count>
<item_version>0</item_version>
<item>40</item>
</basic_blocks>
<mII>-1</mII>
<mDepth>-1</mDepth>
<mMinTripCount>-1</mMinTripCount>
<mMaxTripCount>-1</mMaxTripCount>
<mMinLatency>0</mMinLatency>
<mMaxLatency>0</mMaxLatency>
<mIsDfPipe>0</mIsDfPipe>
<mDfPipe class_id="-1"></mDfPipe>
</item>
</cdfg_regions>
<fsm class_id="24" tracking_level="1" version="0" object_id="_107">
<states class_id="25" tracking_level="0" version="0">
<count>4</count>
<item_version>0</item_version>
<item class_id="26" tracking_level="1" version="0" object_id="_108">
<id>1</id>
<operations class_id="27" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="28" tracking_level="1" version="0" object_id="_109">
<id>3</id>
<stage>1</stage>
<latency>1</latency>
</item>
</operations>
</item>
<item class_id_reference="26" object_id="_110">
<id>2</id>
<operations>
<count>18</count>
<item_version>0</item_version>
<item class_id_reference="28" object_id="_111">
<id>5</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_112">
<id>6</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_113">
<id>7</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_114">
<id>8</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_115">
<id>9</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_116">
<id>10</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_117">
<id>12</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_118">
<id>15</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_119">
<id>16</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_120">
<id>17</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_121">
<id>18</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_122">
<id>25</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_123">
<id>26</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_124">
<id>27</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_125">
<id>28</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_126">
<id>29</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_127">
<id>33</id>
<stage>2</stage>
<latency>2</latency>
</item>
<item class_id_reference="28" object_id="_128">
<id>36</id>
<stage>1</stage>
<latency>1</latency>
</item>
</operations>
</item>
<item class_id_reference="26" object_id="_129">
<id>3</id>
<operations>
<count>15</count>
<item_version>0</item_version>
<item class_id_reference="28" object_id="_130">
<id>13</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_131">
<id>14</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_132">
<id>19</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_133">
<id>20</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_134">
<id>21</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_135">
<id>22</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_136">
<id>23</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_137">
<id>24</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_138">
<id>30</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_139">
<id>31</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_140">
<id>32</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_141">
<id>33</id>
<stage>1</stage>
<latency>2</latency>
</item>
<item class_id_reference="28" object_id="_142">
<id>34</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_143">
<id>35</id>
<stage>1</stage>
<latency>1</latency>
</item>
<item class_id_reference="28" object_id="_144">
<id>37</id>
<stage>1</stage>
<latency>1</latency>
</item>
</operations>
</item>
<item class_id_reference="26" object_id="_145">
<id>4</id>
<operations>
<count>1</count>
<item_version>0</item_version>
<item class_id_reference="28" object_id="_146">
<id>39</id>
<stage>1</stage>
<latency>1</latency>
</item>
</operations>
</item>
</states>
<transitions class_id="29" tracking_level="0" version="0">
<count>4</count>
<item_version>0</item_version>
<item class_id="30" tracking_level="1" version="0" object_id="_147">
<inState>1</inState>
<outState>2</outState>
<condition class_id="31" tracking_level="0" version="0">
<id>-1</id>
<sop class_id="32" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="33" tracking_level="0" version="0">
<count>0</count>
<item_version>0</item_version>
</item>
</sop>
</condition>
</item>
<item class_id_reference="30" object_id="_148">
<inState>3</inState>
<outState>2</outState>
<condition>
<id>-1</id>
<sop>
<count>1</count>
<item_version>0</item_version>
<item>
<count>0</count>
<item_version>0</item_version>
</item>
</sop>
</condition>
</item>
<item class_id_reference="30" object_id="_149">
<inState>2</inState>
<outState>4</outState>
<condition>
<id>-1</id>
<sop>
<count>1</count>
<item_version>0</item_version>
<item>
<count>1</count>
<item_version>0</item_version>
<item class_id="34" tracking_level="0" version="0">
<first class_id="35" tracking_level="0" version="0">
<first>8</first>
<second>0</second>
</first>
<second>0</second>
</item>
</item>
</sop>
</condition>
</item>
<item class_id_reference="30" object_id="_150">
<inState>2</inState>
<outState>3</outState>
<condition>
<id>-1</id>
<sop>
<count>1</count>
<item_version>0</item_version>
<item>
<count>1</count>
<item_version>0</item_version>
<item>
<first>
<first>8</first>
<second>0</second>
</first>
<second>1</second>
</item>
</item>
</sop>
</condition>
</item>
</transitions>
</fsm>
<res class_id="-1"></res>
<node_label_latency class_id="37" tracking_level="0" version="0">
<count>28</count>
<item_version>0</item_version>
<item class_id="38" tracking_level="0" version="0">
<first>3</first>
<second class_id="39" tracking_level="0" version="0">
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>5</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>6</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>7</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>8</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>9</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>10</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>12</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>15</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>16</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>17</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>18</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>19</first>
<second>
<first>2</first>
<second>0</second>
</second>
</item>
<item>
<first>20</first>
<second>
<first>2</first>
<second>0</second>
</second>
</item>
<item>
<first>24</first>
<second>
<first>2</first>
<second>0</second>
</second>
</item>
<item>
<first>25</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>26</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>27</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>28</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>29</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>30</first>
<second>
<first>2</first>
<second>0</second>
</second>
</item>
<item>
<first>31</first>
<second>
<first>2</first>
<second>0</second>
</second>
</item>
<item>
<first>32</first>
<second>
<first>2</first>
<second>0</second>
</second>
</item>
<item>
<first>33</first>
<second>
<first>1</first>
<second>1</second>
</second>
</item>
<item>
<first>34</first>
<second>
<first>2</first>
<second>0</second>
</second>
</item>
<item>
<first>36</first>
<second>
<first>1</first>
<second>0</second>
</second>
</item>
<item>
<first>37</first>
<second>
<first>2</first>
<second>0</second>
</second>
</item>
<item>
<first>39</first>
<second>
<first>3</first>
<second>0</second>
</second>
</item>
</node_label_latency>
<bblk_ent_exit class_id="40" tracking_level="0" version="0">
<count>4</count>
<item_version>0</item_version>
<item class_id="41" tracking_level="0" version="0">
<first>4</first>
<second class_id="42" tracking_level="0" version="0">
<first>0</first>
<second>0</second>
</second>
</item>
<item>
<first>11</first>
<second>
<first>1</first>
<second>1</second>
</second>
</item>
<item>
<first>38</first>
<second>
<first>1</first>
<second>2</second>
</second>
</item>
<item>
<first>40</first>
<second>
<first>2</first>
<second>2</second>
</second>
</item>
</bblk_ent_exit>
<regions class_id="43" tracking_level="0" version="0">
<count>1</count>
<item_version>0</item_version>
<item class_id="44" tracking_level="1" version="0" object_id="_151">
<region_name>Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</region_name>
<basic_blocks>
<count>2</count>
<item_version>0</item_version>
<item>11</item>
<item>38</item>
</basic_blocks>
<nodes>
<count>0</count>
<item_version>0</item_version>
</nodes>
<anchor_node>-1</anchor_node>
<region_type>8</region_type>
<interval>1</interval>
<pipe_depth>2</pipe_depth>
</item>
</regions>
<dp_fu_nodes class_id="45" tracking_level="0" version="0">
<count>24</count>
<item_version>0</item_version>
<item class_id="46" tracking_level="0" version="0">
<first>46</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>29</item>
</second>
</item>
<item>
<first>53</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>33</item>
<item>33</item>
</second>
</item>
<item>
<first>59</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>32</item>
</second>
</item>
<item>
<first>66</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>34</item>
</second>
</item>
<item>
<first>77</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>5</item>
</second>
</item>
<item>
<first>88</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>6</item>
</second>
</item>
<item>
<first>99</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>7</item>
</second>
</item>
<item>
<first>106</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>8</item>
</second>
</item>
<item>
<first>112</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>9</item>
</second>
</item>
<item>
<first>118</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>12</item>
</second>
</item>
<item>
<first>124</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>15</item>
</second>
</item>
<item>
<first>130</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>16</item>
</second>
</item>
<item>
<first>138</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>17</item>
</second>
</item>
<item>
<first>146</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>18</item>
</second>
</item>
<item>
<first>150</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>25</item>
</second>
</item>
<item>
<first>158</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>26</item>
</second>
</item>
<item>
<first>162</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>27</item>
</second>
</item>
<item>
<first>168</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>28</item>
</second>
</item>
<item>
<first>173</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>36</item>
</second>
</item>
<item>
<first>179</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>19</item>
</second>
</item>
<item>
<first>186</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>20</item>
</second>
</item>
<item>
<first>190</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>24</item>
</second>
</item>
<item>
<first>193</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>30</item>
</second>
</item>
<item>
<first>199</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>31</item>
</second>
</item>
</dp_fu_nodes>
<dp_fu_nodes_expression class_id="48" tracking_level="0" version="0">
<count>22</count>
<item_version>0</item_version>
<item class_id="49" tracking_level="0" version="0">
<first>add_ln92_fu_112</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>9</item>
</second>
</item>
<item>
<first>add_ln95_1_fu_193</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>30</item>
</second>
</item>
<item>
<first>add_ln95_fu_162</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>27</item>
</second>
</item>
<item>
<first>buf_2d_out_addr_gep_fu_59</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>32</item>
</second>
</item>
<item>
<first>col_outbuf_i_addr_gep_fu_46</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>29</item>
</second>
</item>
<item>
<first>i_3_i_phi_fu_99</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>7</item>
</second>
</item>
<item>
<first>i_fu_173</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>36</item>
</second>
</item>
<item>
<first>icmp_ln92_fu_106</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>8</item>
</second>
</item>
<item>
<first>icmp_ln94_fu_124</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>15</item>
</second>
</item>
<item>
<first>indvar_flatten_phi_fu_77</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>5</item>
</second>
</item>
<item>
<first>j_1_i_phi_fu_88</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>6</item>
</second>
</item>
<item>
<first>j_fu_118</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>12</item>
</second>
</item>
<item>
<first>select_ln95_1_fu_138</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>17</item>
</second>
</item>
<item>
<first>select_ln95_fu_130</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>16</item>
</second>
</item>
<item>
<first>tmp_3_fu_150</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>25</item>
</second>
</item>
<item>
<first>tmp_fu_179</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>19</item>
</second>
</item>
<item>
<first>zext_ln95_1_fu_186</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>20</item>
</second>
</item>
<item>
<first>zext_ln95_2_fu_190</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>24</item>
</second>
</item>
<item>
<first>zext_ln95_3_fu_158</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>26</item>
</second>
</item>
<item>
<first>zext_ln95_4_fu_168</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>28</item>
</second>
</item>
<item>
<first>zext_ln95_5_fu_199</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>31</item>
</second>
</item>
<item>
<first>zext_ln95_fu_146</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>18</item>
</second>
</item>
</dp_fu_nodes_expression>
<dp_fu_nodes_module>
<count>0</count>
<item_version>0</item_version>
</dp_fu_nodes_module>
<dp_fu_nodes_io>
<count>0</count>
<item_version>0</item_version>
</dp_fu_nodes_io>
<return_ports>
<count>0</count>
<item_version>0</item_version>
</return_ports>
<dp_mem_port_nodes class_id="50" tracking_level="0" version="0">
<count>2</count>
<item_version>0</item_version>
<item class_id="51" tracking_level="0" version="0">
<first class_id="52" tracking_level="0" version="0">
<first>buf_2d_out</first>
<second>0</second>
</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>34</item>
</second>
</item>
<item>
<first>
<first>col_outbuf_i</first>
<second>0</second>
</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>33</item>
<item>33</item>
</second>
</item>
</dp_mem_port_nodes>
<dp_reg_nodes>
<count>9</count>
<item_version>0</item_version>
<item>
<first>73</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>5</item>
</second>
</item>
<item>
<first>84</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>6</item>
</second>
</item>
<item>
<first>95</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>7</item>
</second>
</item>
<item>
<first>204</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>8</item>
</second>
</item>
<item>
<first>208</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>9</item>
</second>
</item>
<item>
<first>213</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>16</item>
</second>
</item>
<item>
<first>218</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>17</item>
</second>
</item>
<item>
<first>224</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>29</item>
</second>
</item>
<item>
<first>229</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>36</item>
</second>
</item>
</dp_reg_nodes>
<dp_regname_nodes>
<count>9</count>
<item_version>0</item_version>
<item>
<first>add_ln92_reg_208</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>9</item>
</second>
</item>
<item>
<first>col_outbuf_i_addr_reg_224</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>29</item>
</second>
</item>
<item>
<first>i_3_i_reg_95</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>7</item>
</second>
</item>
<item>
<first>i_reg_229</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>36</item>
</second>
</item>
<item>
<first>icmp_ln92_reg_204</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>8</item>
</second>
</item>
<item>
<first>indvar_flatten_reg_73</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>5</item>
</second>
</item>
<item>
<first>j_1_i_reg_84</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>6</item>
</second>
</item>
<item>
<first>select_ln95_1_reg_218</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>17</item>
</second>
</item>
<item>
<first>select_ln95_reg_213</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>16</item>
</second>
</item>
</dp_regname_nodes>
<dp_reg_phi>
<count>3</count>
<item_version>0</item_version>
<item>
<first>73</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>5</item>
</second>
</item>
<item>
<first>84</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>6</item>
</second>
</item>
<item>
<first>95</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>7</item>
</second>
</item>
</dp_reg_phi>
<dp_regname_phi>
<count>3</count>
<item_version>0</item_version>
<item>
<first>i_3_i_reg_95</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>7</item>
</second>
</item>
<item>
<first>indvar_flatten_reg_73</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>5</item>
</second>
</item>
<item>
<first>j_1_i_reg_84</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>6</item>
</second>
</item>
</dp_regname_phi>
<dp_port_io_nodes class_id="53" tracking_level="0" version="0">
<count>2</count>
<item_version>0</item_version>
<item class_id="54" tracking_level="0" version="0">
<first>buf_2d_out(p0)</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>store</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>34</item>
</second>
</item>
</second>
</item>
<item>
<first>col_outbuf_i(p0)</first>
<second>
<count>1</count>
<item_version>0</item_version>
<item>
<first>load</first>
<second>
<count>2</count>
<item_version>0</item_version>
<item>33</item>
<item>33</item>
</second>
</item>
</second>
</item>
</dp_port_io_nodes>
<port2core class_id="55" tracking_level="0" version="0">
<count>2</count>
<item_version>0</item_version>
<item class_id="56" tracking_level="0" version="0">
<first>1</first>
<second>RAM</second>
</item>
<item>
<first>2</first>
<second>RAM</second>
</item>
</port2core>
<node2core>
<count>0</count>
<item_version>0</item_version>
</node2core>
</syndb>
</boost_serialization>
|
------------------------------------------------------------------------------
-- --
-- Standard Peripheral Library for STM32 Targets --
-- --
-- Copyright (C) 2014, Free Software Foundation, Inc. --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 3, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. --
-- --
-- As a special exception under Section 7 of GPL version 3, you are granted --
-- additional permissions described in the GCC Runtime Library Exception, --
-- version 3.1, as published by the Free Software Foundation. --
-- --
-- You should have received a copy of the GNU General Public License and --
-- a copy of the GCC Runtime Library Exception along with this program; --
-- see the files COPYING3 and COPYING.RUNTIME respectively. If not, see --
-- <http://www.gnu.org/licenses/>. --
-- --
-- GNAT was originally developed by the GNAT team at New York University. --
-- Extensive contributions were provided by Ada Core Technologies Inc. --
-- --
------------------------------------------------------------------------------
with Ada.Real_Time; use Ada.Real_Time;
with STM32_SVD.I2C; use STM32_SVD.I2C;
with STM32_SVD.RCC; use STM32_SVD.RCC;
with STM32.RCC;
with HAL.I2C; use HAL.I2C;
package body STM32.I2C is
type I2C_Transfer_Mode is
(Reload_Mode, -- Enable reload mode
Autoend_Mode, -- Enable automatic end mode
Softend_Mode); -- Enable software end mode
type I2C_Request is
(No_Start_Stop, -- Don't generate start or stop
Generate_Stop, -- Generate a stop condition
Generate_Start_Read, -- Generate a start read request
Generate_Start_Write); -- Generate a start write request
procedure Config_Transfer
(Port : in out I2C_Port;
Addr : I2C_Address;
Size : Byte;
Mode : I2C_Transfer_Mode;
Request : I2C_Request);
procedure Reset_Config (Port : in out I2C_Port);
procedure Check_Nack
(Port : in out I2C_Port;
Timeout : Natural;
Status : out HAL.I2C.I2C_Status);
procedure Wait_Tx_Interrupt_Status
(Port : in out I2C_Port;
Timeout : Natural;
Status : out I2C_Status);
procedure Wait_Transfer_Complete_Reset_Flag
(Port : in out I2C_Port;
Timeout : Natural;
Status : out I2C_Status);
procedure Wait_Stop_Flag
(Port : in out I2C_Port;
Timeout : Natural;
Status : out I2C_Status);
------------------
-- Port_Enabled --
------------------
function Port_Enabled (Port : I2C_Port) return Boolean
is
begin
return Port.Periph.CR1.PE;
end Port_Enabled;
---------------
-- Configure --
---------------
procedure Configure
(Port : in out I2C_Port;
Configuration : I2C_Configuration)
is
begin
if Port.State /= Reset then
return;
end if;
Port.Config := Configuration;
STM32.RCC.Enable_Clock (STM32_SVD.I2C.I2C_Peripheral (Port.Periph.all));
STM32.RCC.Reset (STM32_SVD.I2C.I2C_Peripheral (Port.Periph.all));
-- Disable the I2C port
Port.Periph.CR1.PE := False;
-- Reset the timing register to 100_000 Hz
Port.Periph.TIMINGR :=
(SCLL => 50,
SCLH => 39,
SDADEL => 1,
SCLDEL => 9,
PRESC => 4,
others => <>);
-- I2C Own Address Register configuration
if Configuration.Own_Address /= 0 then
Port.Periph.OAR1 :=
(OA1 => Configuration.Own_Address,
OA1EN => True,
OA1MODE => Configuration.Addressing_Mode = Addressing_Mode_10bit,
others => <>);
end if;
-- CR2 configuration
-- Enable AUTOEND by default, set NACK (should be disabled only in
-- slave mode
Port.Periph.CR2 :=
(AUTOEND => True,
NACK => True,
ADD10 => Configuration.Addressing_Mode = Addressing_Mode_10bit,
others => <>);
-- OAR2 configuration
-- ??? Add support for dual addressing
Port.Periph.OAR2 := (others => <>);
-- CR1 configuration
Port.Periph.CR1 :=
(GCEN => Configuration.General_Call_Enabled,
NOSTRETCH => Configuration.Clock_Stretching_Enabled,
others => <>);
Port.State := Ready;
-- Enable the port
Port.Periph.CR1.PE := True;
end Configure;
-------------------
-- Is_Configured --
-------------------
function Is_Configured (Port : I2C_Port) return Boolean
is
begin
return Port.State /= Reset;
end Is_Configured;
---------------------
-- Config_Transfer --
---------------------
procedure Config_Transfer
(Port : in out I2C_Port;
Addr : I2C_Address;
Size : Byte;
Mode : I2C_Transfer_Mode;
Request : I2C_Request)
is
CR2 : CR2_Register := Port.Periph.CR2;
begin
CR2.SADD := UInt10 (Addr);
CR2.NBYTES := Size;
CR2.RELOAD := Mode = Reload_Mode;
CR2.AUTOEND := Mode = Autoend_Mode;
CR2.RD_WRN := False;
CR2.START := False;
CR2.STOP := False;
case Request is
when No_Start_Stop =>
null;
when Generate_Stop =>
CR2.STOP := True;
when Generate_Start_Read =>
CR2.RD_WRN := True;
CR2.START := True;
when Generate_Start_Write =>
CR2.START := True;
end case;
Port.Periph.CR2 := CR2;
end Config_Transfer;
------------------
-- Reset_Config --
------------------
procedure Reset_Config (Port : in out I2C_Port)
is
CR2 : CR2_Register := Port.Periph.CR2;
begin
CR2.SADD := 0;
CR2.HEAD10R := False;
CR2.NBYTES := 0;
CR2.RELOAD := False;
CR2.RD_WRN := False;
Port.Periph.CR2 := CR2;
end Reset_Config;
----------------
-- Check_Nack --
----------------
procedure Check_Nack
(Port : in out I2C_Port;
Timeout : Natural;
Status : out I2C_Status)
is
Start : constant Time := Clock;
begin
if Port.Periph.ISR.NACKF then
if Port.State = Master_Busy_Tx
or else Port.State = Mem_Busy_Tx
or else Port.State = Mem_Busy_Rx
then
-- We generate a STOP condition if SOFTEND mode is enabled
if not Port.Periph.CR2.AUTOEND then
Port.Periph.CR2.STOP := True;
end if;
end if;
while not Port.Periph.ISR.STOPF loop
if Timeout > 0
and then Start + Milliseconds (Timeout) < Clock
then
Port.State := Ready;
Status := Err_Timeout;
return;
end if;
end loop;
-- Clear the MACL amd STOP flags
Port.Periph.ICR.NACKCF := True;
Port.Periph.ICR.STOPCF := True;
-- Clear CR2
Reset_Config (Port);
Port.State := Ready;
Status := Err_Error;
else
Status := Ok;
end if;
end Check_Nack;
------------------------------
-- Wait_Tx_Interrupt_Status --
------------------------------
procedure Wait_Tx_Interrupt_Status
(Port : in out I2C_Port;
Timeout : Natural;
Status : out I2C_Status)
is
Start : constant Time := Clock;
begin
while not Port.Periph.ISR.TXIS loop
Check_Nack (Port, Timeout, Status);
if Status /= Ok then
Port.State := Ready;
Status := Err_Error;
return;
end if;
if Timeout > 0
and then Start + Milliseconds (Timeout) < Clock
then
Reset_Config (Port);
Port.State := Ready;
Status := Err_Timeout;
return;
end if;
end loop;
Status := Ok;
end Wait_Tx_Interrupt_Status;
---------------------------------------
-- Wait_Transfer_Complete_Reset_Flag --
---------------------------------------
procedure Wait_Transfer_Complete_Reset_Flag
(Port : in out I2C_Port;
Timeout : Natural;
Status : out I2C_Status)
is
Start : constant Time := Clock;
begin
while not Port.Periph.ISR.TCR loop
if Timeout > 0
and then Start + Milliseconds (Timeout) < Clock
then
Reset_Config (Port);
Status := Err_Timeout;
Port.State := Ready;
return;
end if;
end loop;
Status := Ok;
end Wait_Transfer_Complete_Reset_Flag;
--------------------
-- Wait_Stop_Flag --
--------------------
procedure Wait_Stop_Flag
(Port : in out I2C_Port;
Timeout : Natural;
Status : out I2C_Status)
is
Start : constant Time := Clock;
begin
while not Port.Periph.ISR.STOPF loop
Check_Nack (Port, Timeout, Status);
if Status /= Ok then
Port.State := Ready;
Status := Err_Error;
return;
end if;
if Timeout > 0
and then Start + Milliseconds (Timeout) < Clock
then
Reset_Config (Port);
Status := Err_Timeout;
Port.State := Ready;
return;
end if;
end loop;
-- Clear the stop flag
Port.Periph.ICR.STOPCF := True;
Status := Ok;
end Wait_Stop_Flag;
---------------------
-- Master_Transmit --
---------------------
overriding
procedure Master_Transmit
(Port : in out I2C_Port;
Addr : I2C_Address;
Data : I2C_Data;
Status : out I2C_Status;
Timeout : Natural := 1000)
is
Size_Temp : Natural := 0;
Transmitted : Natural := 0;
begin
if Port.Periph.ISR.BUSY then
Status := Busy;
return;
end if;
if Data'Length = 0 then
Status := Err_Error;
return;
end if;
if Port.State /= Ready then
Status := Busy;
return;
end if;
Port.State := Master_Busy_Tx;
-- Initiate the transfer
if Data'Length > 255 then
Config_Transfer
(Port, Addr, 255, Reload_Mode, Generate_Start_Write);
Size_Temp := 255;
else
Config_Transfer
(Port, Addr, Data'Length, Autoend_Mode, Generate_Start_Write);
Size_Temp := Data'Length;
end if;
-- Transfer the data
while Transmitted <= Data'Length loop
Wait_Tx_Interrupt_Status (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
Port.Periph.TXDR.TXDATA := Data (Data'First + Transmitted);
Transmitted := Transmitted + 1;
if Transmitted = Size_Temp
and then Transmitted < Data'Length
then
-- Wait for the Transfer complete reload flag
Wait_Transfer_Complete_Reset_Flag (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
if Data'Length - Transmitted > 255 then
Config_Transfer
(Port, Addr, 255, Reload_Mode, No_Start_Stop);
Size_Temp := 255;
else
Config_Transfer
(Port, Addr, Byte (Data'Length - Transmitted), Autoend_Mode,
No_Start_Stop);
Size_Temp := Data'Length - Transmitted;
end if;
end if;
end loop;
Wait_Stop_Flag (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
-- Reset CR2
Reset_Config (Port);
Port.State := Ready;
Status := Ok;
end Master_Transmit;
--------------------
-- Master_Receive --
--------------------
overriding
procedure Master_Receive
(Port : in out I2C_Port;
Addr : I2C_Address;
Data : out I2C_Data;
Status : out I2C_Status;
Timeout : Natural := 1000)
is
Size_Temp : Natural := 0;
Transmitted : Natural := 0;
begin
if Port.Periph.ISR.BUSY then
Status := Busy;
return;
end if;
if Port.State /= Ready then
Status := Busy;
return;
end if;
Port.State := Master_Busy_Rx;
if Data'Length = 0 then
Status := Err_Error;
return;
end if;
-- Initiate the transfer
if Data'Length > 255 then
Config_Transfer
(Port, Addr, 255, Reload_Mode, Generate_Start_Read);
Size_Temp := 255;
else
Config_Transfer
(Port, Addr, Data'Length, Autoend_Mode, Generate_Start_Read);
Size_Temp := Data'Length;
end if;
-- Transfer the data
while Transmitted < Data'Length loop
while not Port.Periph.ISR.RXNE loop
null;
end loop;
Data (Data'First + Transmitted) := Port.Periph.RXDR.RXDATA;
Transmitted := Transmitted + 1;
Size_Temp := Size_Temp - 1;
if Size_Temp = 0
and then Transmitted < Data'Length
then
-- Wait for the Transfer complete reload flag
while Port.Periph.ISR.TCR loop
null;
end loop;
if Data'Length - Transmitted > 255 then
Config_Transfer
(Port, Addr, 255, Reload_Mode, No_Start_Stop);
Size_Temp := 255;
else
Config_Transfer
(Port, Addr, Byte (Data'Length - Transmitted), Autoend_Mode,
No_Start_Stop);
Size_Temp := Data'Length - Transmitted;
end if;
end if;
end loop;
Wait_Stop_Flag (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
-- Reset CR2
Reset_Config (Port);
Port.State := Ready;
Status := Ok;
end Master_Receive;
---------------
-- Mem_Write --
---------------
overriding
procedure Mem_Write
(Port : in out I2C_Port;
Addr : I2C_Address;
Mem_Addr : Short;
Mem_Addr_Size : I2C_Memory_Address_Size;
Data : I2C_Data;
Status : out I2C_Status;
Timeout : Natural := 1000)
is
Size_Temp : Natural := 0;
Transmitted : Natural := 0;
begin
if Port.Periph.ISR.BUSY then
Status := Busy;
return;
end if;
if Data'Length = 0 then
Status := Err_Error;
return;
end if;
if Port.State /= Ready then
Status := Busy;
return;
end if;
Port.State := Mem_Busy_Tx;
-- Configure the memory transfer
Config_Transfer
(Port,
Addr,
(case Mem_Addr_Size is
when Memory_Size_8b => 1,
when Memory_Size_16b => 2),
Reload_Mode,
Generate_Start_Write);
Wait_Tx_Interrupt_Status (Port, Timeout, Status);
if Status /= Ok then
Port.State := Ready;
return;
end if;
case Mem_Addr_Size is
when Memory_Size_8b =>
Port.Periph.TXDR.TXDATA := Byte (Mem_Addr);
when Memory_Size_16b =>
declare
MSB : constant Byte := Byte (Shift_Right (Mem_Addr, 8));
LSB : constant Byte := Byte (Mem_Addr and 16#FF#);
begin
Port.Periph.TXDR.TXDATA := MSB;
Wait_Tx_Interrupt_Status (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
Port.Periph.TXDR.TXDATA := LSB;
end;
end case;
Wait_Transfer_Complete_Reset_Flag (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
-- Initiate the transfer
if Data'Length > 255 then
Config_Transfer
(Port, Addr, 255, Reload_Mode, No_Start_Stop);
Size_Temp := 255;
else
Config_Transfer
(Port, Addr, Data'Length, Autoend_Mode, No_Start_Stop);
Size_Temp := Data'Length;
end if;
-- Transfer the data
while Transmitted < Data'Length loop
Wait_Tx_Interrupt_Status (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
Port.Periph.TXDR.TXDATA := Data (Data'First + Transmitted);
Transmitted := Transmitted + 1;
if Transmitted = Size_Temp
and then Transmitted < Data'Length
then
-- Wait for the Transfer complete reload flag
Wait_Transfer_Complete_Reset_Flag (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
if Data'Length - Transmitted > 255 then
Config_Transfer
(Port, Addr, 255, Reload_Mode, No_Start_Stop);
Size_Temp := 255;
else
Config_Transfer
(Port, Addr,
Byte (Data'Length - Transmitted),
Autoend_Mode,
No_Start_Stop);
Size_Temp := Data'Length - Transmitted;
end if;
end if;
end loop;
Wait_Stop_Flag (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
-- Reset CR2
Reset_Config (Port);
Port.State := Ready;
Status := Ok;
end Mem_Write;
--------------
-- Mem_Read --
--------------
overriding
procedure Mem_Read
(Port : in out I2C_Port;
Addr : I2C_Address;
Mem_Addr : Short;
Mem_Addr_Size : I2C_Memory_Address_Size;
Data : out I2C_Data;
Status : out I2C_Status;
Timeout : Natural := 1000)
is
Size_Temp : Natural := 0;
Transmitted : Natural := 0;
begin
if Port.Periph.ISR.BUSY then
Status := Busy;
return;
end if;
if Data'Length = 0 then
Status := Err_Error;
return;
end if;
if Port.State /= Ready then
Status := Busy;
return;
end if;
Port.State := Mem_Busy_Rx;
-- Configure the memory transfer
Config_Transfer
(Port,
Addr,
(case Mem_Addr_Size is
when Memory_Size_8b => 1,
when Memory_Size_16b => 2),
Softend_Mode,
Generate_Start_Write);
Wait_Tx_Interrupt_Status (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
case Mem_Addr_Size is
when Memory_Size_8b =>
Port.Periph.TXDR.TXDATA := Byte (Mem_Addr);
when Memory_Size_16b =>
declare
MSB : constant Byte := Byte (Shift_Right (Mem_Addr, 8));
LSB : constant Byte := Byte (Mem_Addr and 16#FF#);
begin
Port.Periph.TXDR.TXDATA := MSB;
Wait_Tx_Interrupt_Status (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
Port.Periph.TXDR.TXDATA := LSB;
end;
end case;
-- Wait for transfer complete
while not Port.Periph.ISR.TC loop
null;
end loop;
-- Initiate the transfer
if Data'Length > 255 then
Config_Transfer
(Port, Addr, 255, Reload_Mode, Generate_Start_Read);
Size_Temp := 255;
else
Config_Transfer
(Port, Addr, Data'Length, Autoend_Mode, Generate_Start_Read);
Size_Temp := Data'Length;
end if;
-- Transfer the data
while Transmitted < Data'Length loop
while not Port.Periph.ISR.RXNE loop
null;
end loop;
Data (Data'First + Transmitted) := Port.Periph.RXDR.RXDATA;
Transmitted := Transmitted + 1;
Size_Temp := Size_Temp - 1;
if Size_Temp = 0
and then Transmitted < Data'Length
then
-- Wait for the Transfer complete reload flag
while not Port.Periph.ISR.TCR loop
null;
end loop;
if Data'Length - Transmitted > 255 then
Config_Transfer
(Port, Addr, 255, Reload_Mode, No_Start_Stop);
Size_Temp := 255;
else
Config_Transfer
(Port, Addr,
Byte (Data'Length - Transmitted),
Autoend_Mode,
No_Start_Stop);
Size_Temp := Data'Length - Transmitted;
end if;
end if;
end loop;
Wait_Stop_Flag (Port, Timeout, Status);
if Status /= Ok then
return;
end if;
-- Reset CR2
Reset_Config (Port);
Port.State := Ready;
Status := Ok;
end Mem_Read;
end STM32.I2C;
|
-- SPDX-License-Identifier: BSD-3-Clause
--
-- Copyright (c) 2017 Eric Bruneton
-- All rights reserved.
--
-- Redistribution and use in source and binary forms, with or without
-- modification, are permitted provided that the following conditions
-- are met:
-- 1. Redistributions of source code must retain the above copyright
-- notice, this list of conditions and the following disclaimer.
-- 2. Redistributions in binary form must reproduce the above copyright
-- notice, this list of conditions and the following disclaimer in the
-- documentation and/or other materials provided with the distribution.
-- 3. Neither the name of the copyright holders nor the names of its
-- contributors may be used to endorse or promote products derived from
-- this software without specific prior written permission.
--
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-- IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-- ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
-- THE POSSIBILITY OF SUCH DAMAGE.
package Orka.Features.Atmosphere.Earth is
pragma Preelaborate;
function Data (Luminance : Luminance_Type) return Model_Data;
end Orka.Features.Atmosphere.Earth;
|
with Vecteurs; use Vecteurs;
package STL is
-- Prend une liste de segments et cree l'objet 3d par rotations
-- Requiert Taille(Segments) > 0
procedure Creation(
Segments : in out Liste_Points.Liste ;
Facettes : out Liste_Facettes.Liste;
Nombre_Facettes : Positive);
-- Sauvegarde le fichier stl
procedure Sauvegarder(
Nom_Fichier : String ;
Facettes : Liste_Facettes.Liste);
end;
|
with Ada.Text_IO; use Ada.Text_IO;
with System.Storage_Elements; use System.Storage_Elements;
procedure Test_Address is
X : Integer := 123;
Y : Integer;
for Y'Address use X'Address;
begin
Put_Line ("At address:" & Integer_Address'Image (To_Integer (Y'Address)));
Put_Line (Integer'Image (Y));
X := 456;
Put_Line (Integer'Image (Y));
end Test_Address;
|
------------------------------------------------------------------------------
-- --
-- GNAT RUNTIME COMPONENTS --
-- --
-- S Y S T E M . E X N _ L I N T --
-- --
-- S p e c --
-- --
-- $Revision$
-- --
-- Copyright (C) 1992,1993,1994 Free Software Foundation, Inc. --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 2, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License --
-- for more details. You should have received a copy of the GNU General --
-- Public License distributed with GNAT; see file COPYING. If not, write --
-- to the Free Software Foundation, 59 Temple Place - Suite 330, Boston, --
-- MA 02111-1307, USA. --
-- --
-- As a special exception, if other files instantiate generics from this --
-- unit, or you link this unit with other files to produce an executable, --
-- this unit does not by itself cause the resulting executable to be --
-- covered by the GNU General Public License. This exception does not --
-- however invalidate any other reasons why the executable file might be --
-- covered by the GNU Public License. --
-- --
-- GNAT was originally developed by the GNAT team at New York University. --
-- Extensive contributions were provided by Ada Core Technologies Inc. --
-- --
------------------------------------------------------------------------------
-- Long_Integer exponentiation (checks off)
with System.Exn_Gen;
package System.Exn_LInt is
pragma Pure (Exn_LInt);
function Exn_Long_Integer is
new System.Exn_Gen.Exn_Integer_Type (Long_Integer);
end System.Exn_LInt;
|
------------------------------------------------------------------------------
-- --
-- Matreshka Project --
-- --
-- Ada Modeling Framework --
-- --
-- Runtime Library Component --
-- --
------------------------------------------------------------------------------
-- --
-- Copyright © 2012-2013, Vadim Godunko <vgodunko@gmail.com> --
-- All rights reserved. --
-- --
-- Redistribution and use in source and binary forms, with or without --
-- modification, are permitted provided that the following conditions --
-- are met: --
-- --
-- * Redistributions of source code must retain the above copyright --
-- notice, this list of conditions and the following disclaimer. --
-- --
-- * Redistributions in binary form must reproduce the above copyright --
-- notice, this list of conditions and the following disclaimer in the --
-- documentation and/or other materials provided with the distribution. --
-- --
-- * Neither the name of the Vadim Godunko, IE nor the names of its --
-- contributors may be used to endorse or promote products derived from --
-- this software without specific prior written permission. --
-- --
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS --
-- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT --
-- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR --
-- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT --
-- HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED --
-- TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR --
-- PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF --
-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING --
-- NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS --
-- SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. --
-- --
------------------------------------------------------------------------------
-- $Revision$ $Date$
------------------------------------------------------------------------------
-- This file is generated, don't edit it.
------------------------------------------------------------------------------
with AMF.OCL.Loop_Exps;
package AMF.OCL.Iterator_Exps is
pragma Preelaborate;
type OCL_Iterator_Exp is limited interface
and AMF.OCL.Loop_Exps.OCL_Loop_Exp;
type OCL_Iterator_Exp_Access is
access all OCL_Iterator_Exp'Class;
for OCL_Iterator_Exp_Access'Storage_Size use 0;
end AMF.OCL.Iterator_Exps;
|
-----------------------------------------------------------------------
-- util-http-clients-tests -- Unit tests for HTTP client
-- Copyright (C) 2012, 2020 Stephane Carrez
-- Written by Stephane Carrez (Stephane.Carrez@gmail.com)
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-----------------------------------------------------------------------
with Ada.Strings.Unbounded;
with Util.Tests;
with Util.Tests.Servers;
with Util.Streams.Texts;
with Util.Streams.Sockets;
package Util.Http.Clients.Tests is
type Method_Type is (OPTIONS, GET, HEAD, POST, PUT, DELETE, TRACE, PATCH, CONNECT, UNKNOWN);
type Test_Server is new Util.Tests.Servers.Server with record
Method : Method_Type := UNKNOWN;
Result : Ada.Strings.Unbounded.Unbounded_String;
Content_Type : Ada.Strings.Unbounded.Unbounded_String;
Length : Natural := 0;
Test_Timeout : Boolean := False;
end record;
type Test_Server_Access is access all Test_Server'Class;
-- Process the line received by the server.
overriding
procedure Process_Line (Into : in out Test_Server;
Line : in Ada.Strings.Unbounded.Unbounded_String;
Stream : in out Util.Streams.Texts.Reader_Stream'Class;
Client : in out Util.Streams.Sockets.Socket_Stream'Class);
type Test is new Util.Tests.Test with record
Server : Test_Server_Access := null;
end record;
-- Test the http Get operation.
procedure Test_Http_Get (T : in out Test);
-- Test the http HEAD operation.
procedure Test_Http_Head (T : in out Test);
-- Test the http POST operation.
procedure Test_Http_Post (T : in out Test);
-- Test the http PUT operation.
procedure Test_Http_Put (T : in out Test);
-- Test the http DELETE operation.
procedure Test_Http_Delete (T : in out Test);
-- Test the http OPTIONS operation.
procedure Test_Http_Options (T : in out Test);
-- Test the http PATCH operation.
procedure Test_Http_Patch (T : in out Test);
-- Test the http timeout.
procedure Test_Http_Timeout (T : in out Test);
overriding
procedure Set_Up (T : in out Test);
overriding
procedure Tear_Down (T : in out Test);
-- Get the test server base URI.
function Get_Uri (T : in Test) return String;
-- The <b>Http_Tests</b> package must be instantiated with one of the HTTP implementation.
-- The <b>Register</b> procedure configures the Http.Client to use the given HTTP
-- implementation before running the test.
generic
with procedure Register;
NAME : in String;
package Http_Tests is
procedure Add_Tests (Suite : in Util.Tests.Access_Test_Suite);
type Http_Test is new Test with null record;
overriding
procedure Set_Up (T : in out Http_Test);
end Http_Tests;
end Util.Http.Clients.Tests;
|
------------------------------------------------------------------------------
-- --
-- GNAT RUN-TIME COMPONENTS --
-- --
-- S Y S T E M . I O --
-- --
-- B o d y --
-- --
-- Copyright (C) 1992-2019, Free Software Foundation, Inc. --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 3, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. --
-- --
-- As a special exception under Section 7 of GPL version 3, you are granted --
-- additional permissions described in the GCC Runtime Library Exception, --
-- version 3.1, as published by the Free Software Foundation. --
-- --
-- You should have received a copy of the GNU General Public License and --
-- a copy of the GCC Runtime Library Exception along with this program; --
-- see the files COPYING3 and COPYING.RUNTIME respectively. If not, see --
-- <http://www.gnu.org/licenses/>. --
-- --
-- GNAT was originally developed by the GNAT team at New York University. --
-- Extensive contributions were provided by Ada Core Technologies Inc. --
-- --
------------------------------------------------------------------------------
package body System.IO is
Current_Out : File_Type := Stdout;
pragma Atomic (Current_Out);
-- Current output file (modified by Set_Output)
--------------
-- New_Line --
--------------
procedure New_Line (Spacing : Positive := 1) is
begin
for J in 1 .. Spacing loop
Put (ASCII.LF);
end loop;
end New_Line;
---------
-- Put --
---------
procedure Put (X : Integer) is
procedure Put_Int (X : Integer);
pragma Import (C, Put_Int, "put_int");
procedure Put_Int_Err (X : Integer);
pragma Import (C, Put_Int_Err, "put_int_stderr");
begin
case Current_Out is
when Stdout => Put_Int (X);
when Stderr => Put_Int_Err (X);
end case;
end Put;
procedure Put (C : Character) is
procedure Put_Char (C : Character);
pragma Import (C, Put_Char, "put_char");
procedure Put_Char_Stderr (C : Character);
pragma Import (C, Put_Char_Stderr, "put_char_stderr");
begin
case Current_Out is
when Stdout => Put_Char (C);
when Stderr => Put_Char_Stderr (C);
end case;
end Put;
procedure Put (S : String) is
begin
for J in S'Range loop
Put (S (J));
end loop;
end Put;
--------------
-- Put_Line --
--------------
procedure Put_Line (S : String) is
begin
Put (S);
New_Line;
end Put_Line;
---------------------
-- Standard_Output --
---------------------
function Standard_Output return File_Type is
begin
return Stdout;
end Standard_Output;
--------------------
-- Standard_Error --
--------------------
function Standard_Error return File_Type is
begin
return Stderr;
end Standard_Error;
----------------
-- Set_Output --
----------------
procedure Set_Output (File : File_Type) is
begin
Current_Out := File;
end Set_Output;
end System.IO;
|
with Ada.Strings.Unbounded; use Ada.Strings.Unbounded;
with Ada.Text_IO; use Ada.Text_IO;
with Rejuvenation.Utils; use Rejuvenation.Utils;
package body Rejuvenation.Printer is
-- Private -------
procedure Print (Str : in out Unbounded_String; Node : Ada_Node'Class);
procedure Print (Str : in out Unbounded_String; Node : Ada_Node'Class)
is
begin
if Node.Is_Null then
Append (Str, Node.Image);
else
case Node.Kind is
when Ada_Alternatives_List
| Ada_Assoc_List
| Ada_Defining_Name_List =>
declare
Children : constant Ada_Node_Array := Node.Children;
begin
for Index in Children'Range loop
if Index /= Node.First_Child_Index then
Append (Str, ", ");
end if;
Print (Str, Children (Index));
end loop;
end;
when Ada_Aggregate =>
Append (Str, "(");
if not Node.As_Aggregate.F_Ancestor_Expr.Is_Null then
Print (Str, Node.As_Aggregate.F_Ancestor_Expr);
Append (Str, " => ");
end if;
Print (Str, Node.As_Aggregate.F_Assocs);
Append (Str, ")");
when Ada_Aggregate_Assoc =>
if Node.As_Aggregate_Assoc.F_Designators.Children'Length /= 0
then
Print (Str, Node.As_Aggregate_Assoc.F_Designators);
Append (Str, " => ");
end if;
Print (Str, Node.As_Aggregate_Assoc.F_R_Expr);
when Ada_Assign_Stmt =>
Print (Str, Node.As_Assign_Stmt.F_Dest);
Append (Str, " := ");
Print (Str, Node.As_Assign_Stmt.F_Expr);
when Ada_Attribute_Ref =>
Print (Str, Node.As_Attribute_Ref.F_Prefix);
Append (Str, "'");
Print (Str, Node.As_Attribute_Ref.F_Attribute);
if not Node.As_Attribute_Ref.F_Args.Is_Null then
Append (Str, "(");
Print (Str, Node.As_Attribute_Ref.F_Args);
Append (Str, ")");
end if;
when Ada_Bin_Op =>
Print (Str, Node.As_Bin_Op.F_Left);
Append (Str, " ");
Print (Str, Node.As_Bin_Op.F_Op);
Append (Str, " ");
Print (Str, Node.As_Bin_Op.F_Right);
when Ada_Call_Expr =>
Print (Str, Node.As_Call_Expr.F_Name);
Append (Str, "(");
Print (Str, Node.As_Call_Expr.F_Suffix);
Append (Str, ")");
when Ada_Char_Literal =>
Append (Str, "'");
Append
(Str, Raw_Signature (Node));
Append (Str, "'");
when Ada_Delay_Stmt =>
Append (Str, "delay ");
if Node.As_Delay_Stmt.F_Has_Until then
Append (Str, " until ");
end if;
Print (Str, Node.As_Delay_Stmt.F_Expr);
when Ada_Dotted_Name =>
Print (Str, Node.As_Dotted_Name.F_Prefix);
Append (Str, ".");
Print (Str, Node.As_Dotted_Name.F_Suffix);
when Ada_Elsif_Expr_Part_List
| Ada_Expr_Alternatives_List =>
declare
Children : constant Ada_Node_Array := Node.Children;
begin
for Index in Children'Range loop
Print (Str, Children (Index));
end loop;
end;
when Ada_Explicit_Deref =>
Print (Str, Node.As_Explicit_Deref.F_Prefix);
Append (Str, ".all");
when Ada_Identifier =>
Append (Str, Raw_Signature (Node));
when Ada_Defining_Name =>
Print (Str, Node.As_Defining_Name.F_Name);
when Ada_For_Loop_Var_Decl =>
Print (Str, Node.As_For_Loop_Var_Decl.F_Id);
when Ada_If_Expr =>
Append (Str, "if ");
Print (Str, Node.As_If_Expr.F_Cond_Expr);
Append (Str, " then ");
Print (Str, Node.As_If_Expr.F_Then_Expr);
Print (Str, Node.As_If_Expr.F_Alternatives);
Append (Str, " else ");
Print (Str, Node.As_If_Expr.F_Else_Expr);
when Ada_Int_Literal =>
Append
(Str, Raw_Signature (Node));
when Ada_Membership_Expr =>
Print (Str, Node.As_Membership_Expr.F_Expr);
Append (Str, " ");
Print (Str, Node.As_Membership_Expr.F_Op);
Append (Str, " ");
Print (Str, Node.As_Membership_Expr.F_Membership_Exprs);
when Ada_Null_Literal =>
Append (Str, "null");
when Ada_Op_Abs =>
Append (Str, "abs");
when Ada_Op_And =>
Append (Str, "and");
when Ada_Op_And_Then =>
Append (Str, "and then");
when Ada_Op_Concat =>
Append (Str, "&");
when Ada_Op_Div =>
Append (Str, "/");
when Ada_Op_Double_Dot =>
Append (Str, "..");
when Ada_Op_Eq =>
Append (Str, "=");
when Ada_Op_Gt =>
Append (Str, ">");
when Ada_Op_Gte =>
Append (Str, ">=");
when Ada_Op_In =>
Append (Str, "in");
when Ada_Op_Lt =>
Append (Str, "<");
when Ada_Op_Lte =>
Append (Str, "<=");
when Ada_Op_Minus =>
Append (Str, "-");
when Ada_Op_Mod =>
Append (Str, "mod");
when Ada_Op_Mult =>
Append (Str, "*");
when Ada_Op_Neq =>
Append (Str, "/=");
when Ada_Op_Not =>
Append (Str, "not");
when Ada_Op_Not_In =>
Append (Str, "not in");
when Ada_Op_Or =>
Append (Str, "or");
when Ada_Op_Or_Else =>
Append (Str, "or else");
when Ada_Op_Plus =>
Append (Str, "+");
when Ada_Op_Pow =>
Append (Str, "**");
when Ada_Op_Rem =>
Append (Str, "rem");
when Ada_Op_Xor =>
Append (Str, "xor");
when Ada_Others_Designator =>
Append (Str, "others");
when Ada_Param_Assoc =>
if not Node.As_Param_Assoc.F_Designator.Is_Null then
Print (Str, Node.As_Param_Assoc.F_Designator);
Append (Str, " => ");
end if;
Print (Str, Node.As_Param_Assoc.F_R_Expr);
when Ada_Paren_Expr =>
Append (Str, "(");
Print (Str, Node.As_Paren_Expr.F_Expr);
Append (Str, ")");
when Ada_Qual_Expr =>
Print (Str, Node.As_Qual_Expr.F_Prefix);
Append (Str, "'");
Print (Str, Node.As_Qual_Expr.F_Suffix);
when Ada_Real_Literal =>
Append
(Str, Raw_Signature (Node));
when Ada_Relation_Op =>
Print (Str, Node.As_Relation_Op.F_Left);
Append (Str, " ");
Print (Str, Node.As_Relation_Op.F_Op);
Append (Str, " ");
Print (Str, Node.As_Relation_Op.F_Right);
when Ada_Return_Stmt =>
Append (Str, "return ");
Print (Str, Node.As_Return_Stmt.F_Return_Expr);
when Ada_String_Literal =>
Append
(Str, Raw_Signature (Node));
when Ada_Un_Op =>
Print (Str, Node.As_Un_Op.F_Op);
Append (Str, " ");
Print (Str, Node.As_Un_Op.F_Expr);
when others =>
Append (Str, Node.Image);
Put_Line ("??? Rejuvenation.Printer: " & Node.Image);
end case;
end if;
end Print;
-- Public -------
function Print (Node : Ada_Node'Class) return String is
Str : Unbounded_String;
begin
Print (Str, Node);
return To_String (Str);
end Print;
end Rejuvenation.Printer;
|
private with COBS.Stream.Decoder;
package Test_Utils.Abstract_Decoder.COBS_Stream is
subtype Parent is Test_Utils.Abstract_Decoder.Instance;
type Instance (In_Place : Boolean := False)
is limited new Parent
with private;
type Acc is access all Instance;
type Any_Acc is access all Instance'Class;
overriding
procedure Receive (This : in out Instance;
Data : Storage_Element);
overriding
procedure Update (This : in out Instance);
overriding
procedure End_Of_Test (This : in out Instance);
private
type Test_Decoder is new COBS.Stream.Decoder.Instance with record
Frames : Data_Frame_Vectors.Vector;
Output : Data_Frame;
end record;
overriding
procedure Flush (This : in out Test_Decoder;
Data : Storage_Array);
overriding
procedure End_Of_Frame (This : in out Test_Decoder);
type Instance (In_Place : Boolean := False)
is limited new Parent
with record
Decoder : Test_Decoder;
end record;
end Test_Utils.Abstract_Decoder.COBS_Stream;
|
-----------------------------------------------------------------------
-- druss-commands-devices -- Print information about the devices
-- Copyright (C) 2017, 2018, 2019, 2021 Stephane Carrez
-- Written by Stephane Carrez (Stephane.Carrez@gmail.com)
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-----------------------------------------------------------------------
with Util.Properties;
with Util.Log.Loggers;
with Bbox.API;
with Druss.Gateways;
with Ada.Strings.Unbounded;
package body Druss.Commands.Ping is
use Ada.Strings.Unbounded;
-- The logger
Log : constant Util.Log.Loggers.Logger := Util.Log.Loggers.Create ("Druss.Commands.Ping");
-- ------------------------------
-- Execute the wifi 'status' command to print the Wifi current status.
-- ------------------------------
procedure Do_Ping (Command : in Command_Type;
Args : in Argument_List'Class;
Selector : in Device_Selector_Type;
Context : in out Context_Type) is
pragma Unreferenced (Command, Args);
procedure Do_Ping (Gateway : in out Druss.Gateways.Gateway_Type);
procedure Box_Status (Gateway : in out Druss.Gateways.Gateway_Type);
Console : constant Druss.Commands.Consoles.Console_Access := Context.Console;
procedure Do_Ping (Gateway : in out Druss.Gateways.Gateway_Type) is
procedure Ping_Device (Manager : in Util.Properties.Manager;
Name : in String);
Box : Bbox.API.Client_Type;
procedure Ping_Device (Manager : in Util.Properties.Manager;
Name : in String) is
Id : constant String := Manager.Get (Name & ".id", "");
begin
case Selector is
when DEVICE_ALL =>
null;
when DEVICE_ACTIVE =>
if Manager.Get (Name & ".active", "") = "0" then
return;
end if;
when DEVICE_INACTIVE =>
if Manager.Get (Name & ".active", "") = "1" then
return;
end if;
end case;
Log.Info ("Ping command on {0}", Manager.Get (Name & ".ipaddress", ""));
Box.Post ("hosts/" & Id, "action=ping");
end Ping_Device;
begin
if Ada.Strings.Unbounded.Length (Gateway.Passwd) = 0 then
return;
end if;
Gateway.Refresh;
Box.Set_Server (To_String (Gateway.Ip));
Box.Login (To_String (Gateway.Passwd));
Bbox.API.Iterate (Gateway.Hosts, "hosts.list", Ping_Device'Access);
end Do_Ping;
procedure Box_Status (Gateway : in out Druss.Gateways.Gateway_Type) is
procedure Print_Device (Manager : in Util.Properties.Manager;
Name : in String);
procedure Print_Device (Manager : in Util.Properties.Manager;
Name : in String) is
Link : constant String := Manager.Get (Name & ".link", "");
begin
if Manager.Get (Name & ".active", "") = "0" then
return;
end if;
Console.Start_Row;
Console.Print_Field (F_BBOX_IP_ADDR, Gateway.Ip);
Console.Print_Field (F_IP_ADDR, Manager.Get (Name & ".ipaddress", ""));
Console.Print_Field (F_HOSTNAME, Manager.Get (Name & ".hostname", ""));
Print_Perf (Console, F_ACTIVE, Manager.Get (Name & ".ping.average", ""));
if Link = "Ethernet" then
Console.Print_Field (F_LINK, Link & " port "
& Manager.Get (Name & ".ethernet.logicalport", ""));
else
Console.Print_Field (F_LINK, Link & " RSSI "
& Manager.Get (Name & ".wireless.rssi0", ""));
end if;
Console.End_Row;
end Print_Device;
begin
Gateway.Refresh;
Bbox.API.Iterate (Gateway.Hosts, "hosts.list", Print_Device'Access);
end Box_Status;
begin
Druss.Gateways.Iterate (Context.Gateways, Gateways.ITER_ENABLE, Do_Ping'Access);
delay 5.0;
Console.Start_Title;
Console.Print_Title (F_BBOX_IP_ADDR, "Bbox IP", 16);
Console.Print_Title (F_IP_ADDR, "Device IP", 16);
Console.Print_Title (F_HOSTNAME, "Hostname", 28);
Console.Print_Title (F_ACTIVE, "Ping", 15);
Console.Print_Title (F_LINK, "Link", 18);
Console.End_Title;
Druss.Gateways.Iterate (Context.Gateways, Gateways.ITER_ENABLE, Box_Status'Access);
end Do_Ping;
-- ------------------------------
-- Execute a ping from the gateway to each device.
-- ------------------------------
overriding
procedure Execute (Command : in out Command_Type;
Name : in String;
Args : in Argument_List'Class;
Context : in out Context_Type) is
pragma Unreferenced (Name);
begin
if Args.Get_Count > 1 then
Context.Console.Notice (N_USAGE, "Too many arguments to the command");
Druss.Commands.Driver.Usage (Args, Context);
elsif Args.Get_Count = 0 then
Command.Do_Ping (Args, DEVICE_ALL, Context);
elsif Args.Get_Argument (1) = "all" then
Command.Do_Ping (Args, DEVICE_ALL, Context);
elsif Args.Get_Argument (1) = "active" then
Command.Do_Ping (Args, DEVICE_ACTIVE, Context);
elsif Args.Get_Argument (1) = "inactive" then
Command.Do_Ping (Args, DEVICE_INACTIVE, Context);
else
Context.Console.Notice (N_USAGE, "Invalid argument: " & Args.Get_Argument (1));
Druss.Commands.Driver.Usage (Args, Context);
end if;
end Execute;
-- ------------------------------
-- Write the help associated with the command.
-- ------------------------------
overriding
procedure Help (Command : in out Command_Type;
Name : in String;
Context : in out Context_Type) is
pragma Unreferenced (Command);
Console : constant Druss.Commands.Consoles.Console_Access := Context.Console;
begin
Console.Notice (N_HELP, "ping: Ask the Bbox to ping the devices");
Console.Notice (N_HELP, "Usage: ping [all | active | inactive]");
Console.Notice (N_HELP, "");
Console.Notice (N_HELP, " Ask the Bbox to ping the devices. By default it will ping");
Console.Notice (N_HELP, " all the devices that have been discovered by the Bbox.");
Console.Notice (N_HELP, " The command will wait 5 seconds and it will list the active");
Console.Notice (N_HELP, " devices with their ping performance.");
Console.Notice (N_HELP, "");
Console.Notice (N_HELP, " all Ping all the devices");
Console.Notice (N_HELP, " active Ping the active devices only");
Console.Notice (N_HELP, " inative Ping the inactive devices only");
end Help;
end Druss.Commands.Ping;
|
procedure Parameter_Declaration
(The_Parameter : Integer);
|
-- Hyperion API
-- Hyperion Monitoring API The monitoring agent is first registered so that the server knows it as well as its security key. Each host are then registered by a monitoring agent.
--
-- The version of the OpenAPI document: 1.0.0
-- Contact: Stephane.Carrez@gmail.com
--
-- NOTE: This package is auto generated by OpenAPI-Generator 4.1.0-SNAPSHOT.
-- https://openapi-generator.tech
-- Do not edit the class manually.
with Swagger.Streams;
with Ada.Containers.Vectors;
package Hyperion.Rest.Models is
type InlineObject1_Type is
record
Name : Swagger.UString;
Ip : Swagger.UString;
Host_Key : Swagger.UString;
Agent_Key : Swagger.UString;
Agent_Id : Integer;
end record;
package InlineObject1_Type_Vectors is
new Ada.Containers.Vectors (Index_Type => Positive,
Element_Type => InlineObject1_Type);
procedure Serialize (Into : in out Swagger.Streams.Output_Stream'Class;
Name : in String;
Value : in InlineObject1_Type);
procedure Serialize (Into : in out Swagger.Streams.Output_Stream'Class;
Name : in String;
Value : in InlineObject1_Type_Vectors.Vector);
procedure Deserialize (From : in Swagger.Value_Type;
Name : in String;
Value : out InlineObject1_Type);
procedure Deserialize (From : in Swagger.Value_Type;
Name : in String;
Value : out InlineObject1_Type_Vectors.Vector);
type Dataset_Type is
record
Id : Swagger.Long;
Name : Swagger.UString;
Label : Swagger.UString;
end record;
package Dataset_Type_Vectors is
new Ada.Containers.Vectors (Index_Type => Positive,
Element_Type => Dataset_Type);
procedure Serialize (Into : in out Swagger.Streams.Output_Stream'Class;
Name : in String;
Value : in Dataset_Type);
procedure Serialize (Into : in out Swagger.Streams.Output_Stream'Class;
Name : in String;
Value : in Dataset_Type_Vectors.Vector);
procedure Deserialize (From : in Swagger.Value_Type;
Name : in String;
Value : out Dataset_Type);
procedure Deserialize (From : in Swagger.Value_Type;
Name : in String;
Value : out Dataset_Type_Vectors.Vector);
type InlineObject_Type is
record
Name : Swagger.UString;
Ip : Swagger.UString;
Agent_Key : Swagger.UString;
end record;
package InlineObject_Type_Vectors is
new Ada.Containers.Vectors (Index_Type => Positive,
Element_Type => InlineObject_Type);
procedure Serialize (Into : in out Swagger.Streams.Output_Stream'Class;
Name : in String;
Value : in InlineObject_Type);
procedure Serialize (Into : in out Swagger.Streams.Output_Stream'Class;
Name : in String;
Value : in InlineObject_Type_Vectors.Vector);
procedure Deserialize (From : in Swagger.Value_Type;
Name : in String;
Value : out InlineObject_Type);
procedure Deserialize (From : in Swagger.Value_Type;
Name : in String;
Value : out InlineObject_Type_Vectors.Vector);
type Agent_Type is
record
Id : Swagger.Long;
Name : Swagger.UString;
Ip : Swagger.UString;
Create_Date : Swagger.Datetime;
Key : Swagger.UString;
Status : Swagger.UString;
end record;
package Agent_Type_Vectors is
new Ada.Containers.Vectors (Index_Type => Positive,
Element_Type => Agent_Type);
procedure Serialize (Into : in out Swagger.Streams.Output_Stream'Class;
Name : in String;
Value : in Agent_Type);
procedure Serialize (Into : in out Swagger.Streams.Output_Stream'Class;
Name : in String;
Value : in Agent_Type_Vectors.Vector);
procedure Deserialize (From : in Swagger.Value_Type;
Name : in String;
Value : out Agent_Type);
procedure Deserialize (From : in Swagger.Value_Type;
Name : in String;
Value : out Agent_Type_Vectors.Vector);
type Host_Type is
record
Id : Swagger.Long;
Name : Swagger.UString;
Ip : Swagger.UString;
Create_Date : Swagger.Datetime;
Done_Date : Swagger.Nullable_Date;
Status : Swagger.Nullable_UString;
end record;
package Host_Type_Vectors is
new Ada.Containers.Vectors (Index_Type => Positive,
Element_Type => Host_Type);
procedure Serialize (Into : in out Swagger.Streams.Output_Stream'Class;
Name : in String;
Value : in Host_Type);
procedure Serialize (Into : in out Swagger.Streams.Output_Stream'Class;
Name : in String;
Value : in Host_Type_Vectors.Vector);
procedure Deserialize (From : in Swagger.Value_Type;
Name : in String;
Value : out Host_Type);
procedure Deserialize (From : in Swagger.Value_Type;
Name : in String;
Value : out Host_Type_Vectors.Vector);
end Hyperion.Rest.Models;
|
------------------------------------------------------------------------------
-- --
-- GNAT COMPILER COMPONENTS --
-- --
-- S Y S T E M . S T O R A G E _ P O O L S . S U B P O O L S --
-- --
-- S p e c --
-- --
-- Copyright (C) 2011-2012, Free Software Foundation, Inc. --
-- --
-- This specification is derived from the Ada Reference Manual for use with --
-- GNAT. The copyright notice above, and the license provisions that follow --
-- apply solely to the contents of the part following the private keyword. --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 3, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. --
-- --
-- --
-- --
-- --
-- --
-- You should have received a copy of the GNU General Public License and --
-- a copy of the GCC Runtime Library Exception along with this program; --
-- see the files COPYING3 and COPYING.RUNTIME respectively. If not, see --
-- <http://www.gnu.org/licenses/>. --
-- --
-- GNAT was originally developed by the GNAT team at New York University. --
-- Extensive contributions were provided by Ada Core Technologies Inc. --
-- --
------------------------------------------------------------------------------
with Ada.Finalization;
with System.Finalization_Masters;
with System.Storage_Elements;
package System.Storage_Pools.Subpools is
pragma Preelaborate;
type Root_Storage_Pool_With_Subpools is abstract
new Root_Storage_Pool with private;
-- The base for all implementations of Storage_Pool_With_Subpools. This
-- type is Limited_Controlled by derivation. To use subpools, an access
-- type must be associated with an implementation descending from type
-- Root_Storage_Pool_With_Subpools.
type Root_Subpool is abstract tagged limited private;
-- The base for all implementations of Subpool. Objects of this type are
-- managed by the pool_with_subpools.
type Subpool_Handle is access all Root_Subpool'Class;
for Subpool_Handle'Storage_Size use 0;
-- Since subpools are limited types by definition, a handle is instead used
-- to manage subpool abstractions.
overriding procedure Allocate
(Pool : in out Root_Storage_Pool_With_Subpools;
Storage_Address : out System.Address;
Size_In_Storage_Elements : System.Storage_Elements.Storage_Count;
Alignment : System.Storage_Elements.Storage_Count);
-- Allocate an object described by Size_In_Storage_Elements and Alignment
-- on the default subpool of Pool. Controlled types allocated through this
-- routine will NOT be handled properly.
procedure Allocate_From_Subpool
(Pool : in out Root_Storage_Pool_With_Subpools;
Storage_Address : out System.Address;
Size_In_Storage_Elements : System.Storage_Elements.Storage_Count;
Alignment : System.Storage_Elements.Storage_Count;
Subpool : not null Subpool_Handle) is abstract;
-- ??? This precondition causes errors in simple tests, disabled for now
-- with Pre'Class => Pool_Of_Subpool (Subpool) = Pool'Access;
-- This routine requires implementation. Allocate an object described by
-- Size_In_Storage_Elements and Alignment on a subpool.
function Create_Subpool
(Pool : in out Root_Storage_Pool_With_Subpools)
return not null Subpool_Handle is abstract;
-- This routine requires implementation. Create a subpool within the given
-- pool_with_subpools.
overriding procedure Deallocate
(Pool : in out Root_Storage_Pool_With_Subpools;
Storage_Address : System.Address;
Size_In_Storage_Elements : System.Storage_Elements.Storage_Count;
Alignment : System.Storage_Elements.Storage_Count)
is null;
procedure Deallocate_Subpool
(Pool : in out Root_Storage_Pool_With_Subpools;
Subpool : in out Subpool_Handle)
is abstract;
-- ??? This precondition causes errors in simple tests, disabled for now
-- with Pre'Class => Pool_Of_Subpool (Subpool) = Pool'Access;
-- This routine requires implementation. Reclaim the storage a particular
-- subpool occupies in a pool_with_subpools. This routine is called by
-- Ada.Unchecked_Deallocate_Subpool.
function Default_Subpool_For_Pool
(Pool : Root_Storage_Pool_With_Subpools) return not null Subpool_Handle;
-- Return a common subpool which is used for object allocations without a
-- Subpool_Handle_name in the allocator. The default implementation of this
-- routine raises Program_Error.
function Pool_Of_Subpool
(Subpool : not null Subpool_Handle)
return access Root_Storage_Pool_With_Subpools'Class;
-- Return the owner of the subpool
procedure Set_Pool_Of_Subpool
(Subpool : not null Subpool_Handle;
To : in out Root_Storage_Pool_With_Subpools'Class);
-- Set the owner of the subpool. This is intended to be called from
-- Create_Subpool or similar subpool constructors. Raises Program_Error
-- if the subpool already belongs to a pool.
overriding function Storage_Size
(Pool : Root_Storage_Pool_With_Subpools)
return System.Storage_Elements.Storage_Count
is
(System.Storage_Elements.Storage_Count'Last);
private
-- Model
-- Pool_With_Subpools SP_Node SP_Node SP_Node
-- +-->+--------------------+ +-----+ +-----+ +-----+
-- | | Subpools -------->| ------->| ------->| ------->
-- | +--------------------+ +-----+ +-----+ +-----+
-- | |Finalization_Started|<------ |<------- |<------- |<---
-- | +--------------------+ +-----+ +-----+ +-----+
-- +--- Controller.Encl_Pool| | nul | | + | | + |
-- | +--------------------+ +-----+ +--|--+ +--:--+
-- | : : Dummy | ^ :
-- | : : | | :
-- | Root_Subpool V |
-- | +-------------+ |
-- +-------------------------------- Owner | |
-- FM_Node FM_Node +-------------+ |
-- +-----+ +-----+<-- Master.Objects| |
-- <------ |<------ | +-------------+ |
-- +-----+ +-----+ | Node -------+
-- | ------>| -----> +-------------+
-- +-----+ +-----+ : :
-- |ctrl | Dummy : :
-- | obj |
-- +-----+
--
-- SP_Nodes are created on the heap. FM_Nodes and associated objects are
-- created on the pool_with_subpools.
type Any_Storage_Pool_With_Subpools_Ptr
is access all Root_Storage_Pool_With_Subpools'Class;
for Any_Storage_Pool_With_Subpools_Ptr'Storage_Size use 0;
-- A pool controller is a special controlled object which ensures the
-- proper initialization and finalization of the enclosing pool.
type Pool_Controller (Enclosing_Pool : Any_Storage_Pool_With_Subpools_Ptr)
is new Ada.Finalization.Limited_Controlled with null record;
-- Subpool list types. Each pool_with_subpools contains a list of subpools.
-- This is an indirect doubly linked list since subpools are not supposed
-- to be allocatable by language design.
type SP_Node;
type SP_Node_Ptr is access all SP_Node;
type SP_Node is record
Prev : SP_Node_Ptr := null;
Next : SP_Node_Ptr := null;
Subpool : Subpool_Handle := null;
end record;
-- Root_Storage_Pool_With_Subpools internal structure. The type uses a
-- special controller to perform initialization and finalization actions
-- on itself. This is necessary because the end user of this package may
-- decide to override Initialize and Finalize, thus disabling the desired
-- behavior.
-- Pool_With_Subpools SP_Node SP_Node SP_Node
-- +-->+--------------------+ +-----+ +-----+ +-----+
-- | | Subpools -------->| ------->| ------->| ------->
-- | +--------------------+ +-----+ +-----+ +-----+
-- | |Finalization_Started| : : : : : :
-- | +--------------------+
-- +--- Controller.Encl_Pool|
-- +--------------------+
-- : End-user :
-- : components :
type Root_Storage_Pool_With_Subpools is abstract
new Root_Storage_Pool with
record
Subpools : aliased SP_Node;
-- A doubly linked list of subpools
Finalization_Started : Boolean := False;
pragma Atomic (Finalization_Started);
-- A flag which prevents the creation of new subpools while the master
-- pool is being finalized. The flag needs to be atomic because it is
-- accessed without Lock_Task / Unlock_Task.
Controller : Pool_Controller
(Root_Storage_Pool_With_Subpools'Unchecked_Access);
-- A component which ensures that the enclosing pool is initialized and
-- finalized at the appropriate places.
end record;
-- A subpool is an abstraction layer which sits on top of a pool. It
-- contains links to all controlled objects allocated on a particular
-- subpool.
-- Pool_With_Subpools SP_Node SP_Node SP_Node
-- +-->+----------------+ +-----+ +-----+ +-----+
-- | | Subpools ------>| ------->| ------->| ------->
-- | +----------------+ +-----+ +-----+ +-----+
-- | : :<------ |<------- |<------- |
-- | : : +-----+ +-----+ +-----+
-- | |null | | + | | + |
-- | +-----+ +--|--+ +--:--+
-- | | ^ :
-- | Root_Subpool V |
-- | +-------------+ |
-- +---------------------------- Owner | |
-- +-------------+ |
-- .......... Master | |
-- +-------------+ |
-- | Node -------+
-- +-------------+
-- : End-user :
-- : components :
type Root_Subpool is abstract tagged limited record
Owner : Any_Storage_Pool_With_Subpools_Ptr := null;
-- A reference to the master pool_with_subpools
Master : aliased System.Finalization_Masters.Finalization_Master;
-- A heterogeneous collection of controlled objects
Node : SP_Node_Ptr := null;
-- A link to the doubly linked list node which contains the subpool.
-- This back pointer is used in subpool deallocation.
end record;
procedure Adjust_Controlled_Dereference
(Addr : in out System.Address;
Storage_Size : in out System.Storage_Elements.Storage_Count;
Alignment : System.Storage_Elements.Storage_Count);
-- Given the memory attributes of a heap-allocated object that is known to
-- be controlled, adjust the address and size of the object to include the
-- two hidden pointers inserted by the finalization machinery.
-- ??? Once Storage_Pools.Allocate_Any is removed, this should be renamed
-- to Allocate_Any.
procedure Allocate_Any_Controlled
(Pool : in out Root_Storage_Pool'Class;
Context_Subpool : Subpool_Handle;
Context_Master : Finalization_Masters.Finalization_Master_Ptr;
Fin_Address : Finalization_Masters.Finalize_Address_Ptr;
Addr : out System.Address;
Storage_Size : System.Storage_Elements.Storage_Count;
Alignment : System.Storage_Elements.Storage_Count;
Is_Controlled : Boolean;
On_Subpool : Boolean);
-- Compiler interface. This version of Allocate handles all possible cases,
-- either on a pool or a pool_with_subpools, regardless of the controlled
-- status of the allocated object. Parameter usage:
--
-- * Pool - The pool associated with the access type. Pool can be any
-- derivation from Root_Storage_Pool, including a pool_with_subpools.
--
-- * Context_Subpool - The subpool handle name of an allocator. If no
-- subpool handle is present at the point of allocation, the actual
-- would be null.
--
-- * Context_Master - The finalization master associated with the access
-- type. If the access type's designated type is not controlled, the
-- actual would be null.
--
-- * Fin_Address - TSS routine Finalize_Address of the designated type.
-- If the designated type is not controlled, the actual would be null.
--
-- * Addr - The address of the allocated object.
--
-- * Storage_Size - The size of the allocated object.
--
-- * Alignment - The alignment of the allocated object.
--
-- * Is_Controlled - A flag which determines whether the allocated object
-- is controlled. When set to True, the machinery generates additional
-- data.
--
-- * On_Subpool - A flag which determines whether the a subpool handle
-- name is present at the point of allocation. This is used for error
-- diagnostics.
procedure Deallocate_Any_Controlled
(Pool : in out Root_Storage_Pool'Class;
Addr : System.Address;
Storage_Size : System.Storage_Elements.Storage_Count;
Alignment : System.Storage_Elements.Storage_Count;
Is_Controlled : Boolean);
-- Compiler interface. This version of Deallocate handles all possible
-- cases, either from a pool or a pool_with_subpools, regardless of the
-- controlled status of the deallocated object. Parameter usage:
--
-- * Pool - The pool associated with the access type. Pool can be any
-- derivation from Root_Storage_Pool, including a pool_with_subpools.
--
-- * Addr - The address of the allocated object.
--
-- * Storage_Size - The size of the allocated object.
--
-- * Alignment - The alignment of the allocated object.
--
-- * Is_Controlled - A flag which determines whether the allocated object
-- is controlled. When set to True, the machinery generates additional
-- data.
overriding procedure Finalize (Controller : in out Pool_Controller);
-- Buffer routine, calls Finalize_Pool
procedure Finalize_Pool (Pool : in out Root_Storage_Pool_With_Subpools);
-- Iterate over all subpools of Pool, detach them one by one and finalize
-- their masters. This action first detaches a controlled object from a
-- particular master, then invokes its Finalize_Address primitive.
procedure Finalize_Subpool (Subpool : not null Subpool_Handle);
-- Finalize all controlled objects chained on Subpool's master. Remove the
-- subpool from its owner's list. Deallocate the associated doubly linked
-- list node.
function Header_Size_With_Padding
(Alignment : System.Storage_Elements.Storage_Count)
return System.Storage_Elements.Storage_Count;
-- Given an arbitrary alignment, calculate the size of the header which
-- precedes a controlled object as the nearest multiple rounded up of the
-- alignment.
overriding procedure Initialize (Controller : in out Pool_Controller);
-- Buffer routine, calls Initialize_Pool
procedure Initialize_Pool (Pool : in out Root_Storage_Pool_With_Subpools);
-- Setup the doubly linked list of subpools
procedure Print_Pool (Pool : Root_Storage_Pool_With_Subpools);
-- Debug routine, output the contents of a pool_with_subpools
procedure Print_Subpool (Subpool : Subpool_Handle);
-- Debug routine, output the contents of a subpool
end System.Storage_Pools.Subpools;
|
-- Abstract :
--
-- A generalized LR parser.
--
-- In a child package of Parser.LR partly for historical reasons,
-- partly to allow McKenzie_Recover to be in a sibling package.
--
-- Copyright (C) 2002, 2003, 2009, 2010, 2013-2015, 2017 - 2019 Free Software Foundation, Inc.
--
-- This file is part of the WisiToken package.
--
-- The WisiToken package is free software; you can redistribute it
-- and/or modify it under terms of the GNU General Public License as
-- published by the Free Software Foundation; either version 3, or
-- (at your option) any later version. This library is distributed in
-- the hope that it will be useful, but WITHOUT ANY WARRANTY; without
-- even the implied warranty of MERCHAN- TABILITY or FITNESS FOR A
-- PARTICULAR PURPOSE.
--
-- As a special exception under Section 7 of GPL version 3, you are granted
-- additional permissions described in the GCC Runtime Library Exception,
-- version 3.1, as published by the Free Software Foundation.
pragma License (Modified_GPL);
with WisiToken.Parse.LR.Parser_Lists;
with WisiToken.Lexer;
with WisiToken.Parse;
with WisiToken.Syntax_Trees;
package WisiToken.Parse.LR.Parser is
Default_Max_Parallel : constant := 15;
type Language_Fixes_Access is access procedure
(Trace : in out WisiToken.Trace'Class;
Lexer : access constant WisiToken.Lexer.Instance'Class;
Parser_Label : in Natural;
Parse_Table : in WisiToken.Parse.LR.Parse_Table;
Terminals : in Base_Token_Arrays.Vector;
Tree : in Syntax_Trees.Tree;
Local_Config_Heap : in out Config_Heaps.Heap_Type;
Config : in Configuration);
-- Config encountered a parse table Error action, or failed a
-- semantic check; attempt to provide a language-specific fix,
-- enqueuing new configs on Local_Config_Heap.
--
-- For a failed semantic check, Config.Stack is in the pre-reduce
-- state, Config.Error_Token gives the nonterm token,
-- Config.Check_Token_Count the token count for the reduce. May be
-- called with Nonterm.Virtual = True or Tree.Valid_Indices (stack
-- top token_count items) false.
--
-- For an Error action, Config.Error_Token gives the terminal that
-- caused the error.
type Language_Matching_Begin_Tokens_Access is access procedure
(Tokens : in Token_ID_Array_1_3;
Config : in Configuration;
Matching_Tokens : out Token_ID_Arrays.Vector;
Forbid_Minimal_Complete : out Boolean);
-- Tokens (1) caused a parse error; Tokens (2 .. 3) are the following
-- tokens (Invalid_Token_ID if none). Set Matching_Tokens to a token
-- sequence that starts a production matching Tokens. If
-- Minimal_Complete would produce a bad solution at this error point,
-- set Forbid_Minimal_Complete True.
--
-- For example, if Tokens is a block end, return tokens that are the
-- corresponding block begin. If the error point is inside a
-- multi-token 'end' (ie 'end if;', or 'end <name>;'), set
-- Forbid_Minimal_Complete True.
type Language_String_ID_Set_Access is access function
(Descriptor : in WisiToken.Descriptor;
String_Literal_ID : in Token_ID)
return Token_ID_Set;
-- Return a Token_ID_Set containing String_Literal_ID and
-- nonterminals that can contain String_Literal_ID as part of an
-- expression. Used in placing a missing string quote.
type Post_Recover_Access is access procedure;
type Parser is new WisiToken.Parse.Base_Parser with record
Table : Parse_Table_Ptr;
Language_Fixes : Language_Fixes_Access;
Language_Matching_Begin_Tokens : Language_Matching_Begin_Tokens_Access;
Language_String_ID_Set : Language_String_ID_Set_Access;
String_Quote_Checked : Line_Number_Type := Invalid_Line_Number;
-- Max line checked for missing string quote.
Post_Recover : Post_Recover_Access;
-- Gather data for tests.
Shared_Tree : aliased Syntax_Trees.Base_Tree;
-- Each parser (normal and recover) has its own branched syntax tree,
-- all branched from this tree. Terminals are added to the tree when
-- they become the current token.
--
-- It is never the case that terminals are added to this shared tree
-- when there is more than one task active, so we don't need a
-- protected tree.
--
-- See WisiToken.LR.Parser_Lists Parser_State for more discussion of
-- Shared_Tree.
Parsers : aliased Parser_Lists.List;
Max_Parallel : SAL.Base_Peek_Type;
Terminate_Same_State : Boolean;
Enable_McKenzie_Recover : Boolean;
Recover_Log_File : Ada.Text_IO.File_Type;
Partial_Parse_Active : Boolean := False;
-- Partial_Parse_Active is only used in recover log messages.
end record;
overriding procedure Finalize (Object : in out LR.Parser.Parser);
-- Deep free Object.Table.
procedure New_Parser
(Parser : out LR.Parser.Parser;
Trace : not null access WisiToken.Trace'Class;
Lexer : in WisiToken.Lexer.Handle;
Table : in Parse_Table_Ptr;
Language_Fixes : in Language_Fixes_Access;
Language_Matching_Begin_Tokens : in Language_Matching_Begin_Tokens_Access;
Language_String_ID_Set : in Language_String_ID_Set_Access;
User_Data : in WisiToken.Syntax_Trees.User_Data_Access;
Max_Parallel : in SAL.Base_Peek_Type := Default_Max_Parallel;
Terminate_Same_State : in Boolean := True);
overriding procedure Parse (Shared_Parser : aliased in out LR.Parser.Parser);
-- Attempt a parse. Calls Parser.Lexer.Reset, runs lexer to end of
-- input setting Shared_Parser.Terminals, then parses tokens.
--
-- If an error is encountered, Parser.Lexer_Errors and
-- Parsers(*).Errors contain information about the errors. If a
-- recover strategy succeeds, no exception is raised. If recover does
-- not succeed, raises Syntax_Error.
--
-- For errors where no recovery is possible, raises Parse_Error with
-- an appropriate error message.
overriding function Tree (Shared_Parser : in Parser) return Syntax_Trees.Tree;
-- If there is one parser in Parsers, return its tree. Otherwise,
-- raise Parse_Error for an ambiguous parse.
overriding procedure Execute_Actions (Parser : in out LR.Parser.Parser);
-- Call User_Data.Delete_Token on any tokens deleted by error
-- recovery, then User_Data.Reduce and the grammar semantic actions
-- on all nonterms in the syntax tree.
overriding function Any_Errors (Parser : in LR.Parser.Parser) return Boolean;
-- Return True if any errors where encountered, recovered or not.
overriding procedure Put_Errors (Parser : in LR.Parser.Parser);
-- Put user-friendly error messages from the parse to
-- Ada.Text_IO.Current_Error.
end WisiToken.Parse.LR.Parser;
|
------------------------------------------------------------------------------
-- --
-- GNAT RUN-TIME COMPONENTS --
-- --
-- A D A . T A S K _ T E R M I N A T I O N --
-- --
-- S p e c --
-- --
-- Copyright (C) 2005-2014, Free Software Foundation, Inc. --
-- --
-- This specification is derived from the Ada Reference Manual for use with --
-- GNAT. The copyright notice above, and the license provisions that follow --
-- apply solely to the contents of the part following the private keyword. --
-- --
-- GNAT was originally developed by the GNAT team at New York University. --
-- Extensive contributions were provided by Ada Core Technologies Inc. --
-- --
------------------------------------------------------------------------------
-- This is a simplified version of this package to be used in when the
-- Ravenscar profile and there are no exception handlers present (either of
-- the restrictions No_Exception_Handlers or No_Exception_Propagation are in
-- effect). This means that the only task termination cause that need to be
-- taken into account is normal task termination (abort is not allowed by
-- the Ravenscar profile and the restricted exception support does not
-- include Exception_Occurrence).
with Ada.Task_Identification;
package Ada.Task_Termination
with SPARK_Mode => On is
pragma Preelaborate (Task_Termination);
type Termination_Handler is access
protected procedure (T : Ada.Task_Identification.Task_Id);
-- ??? This type is not conformant with the RM, as cause and exception
-- occurrence are missing. Adding cause would be easy, but in the sfp
-- profile there is no declaration of Exception_Occurrence.
procedure Set_Dependents_Fallback_Handler
(Handler : Termination_Handler);
function Current_Task_Fallback_Handler return Termination_Handler;
end Ada.Task_Termination;
|
--PRÁCTICA 3: CÉSAR BORAO MORATINOS (Maps_G_Dyn.ads)
with Ada.Text_IO;
generic
type Key_Type is private;
type Value_Type is private;
Max_Clients: Natural;
with function "=" (K1, K2: Key_Type) return Boolean;
package Maps_G is
type Map is limited private;
procedure Get (M: Map;
Key: in Key_Type;
Value: out Value_Type;
Success: out Boolean);
Full_Map : exception;
procedure Put (M: in out Map;
Key: Key_Type;
Value: Value_Type);
procedure Delete (M: in out Map;
Key: in Key_Type;
Success: out Boolean);
function Map_Length (M : Map) return Natural;
--
-- Cursor Interface for iterating over Map elements
--
type Cursor is limited private;
function First (M: Map) return Cursor;
procedure Next (C: in out Cursor);
function Has_Element (C: Cursor) return Boolean;
type Element_Type is record
Key: Key_Type;
Value: Value_Type;
end record;
No_Element: exception;
-- Raises No_Element if Has_Element(C) = False;
function Element (C: Cursor) return Element_Type;
private
type Cell;
type Cell_A is access Cell;
type Cell is record
Key : Key_Type;
Value : Value_Type;
Next : Cell_A;
end record;
type Map is record
P_First : Cell_A;
Length : Natural := 0;
end record;
type Cursor is record
M : Map;
Element_A : Cell_A;
end record;
end Maps_G;
|
------------------------------------------------------------------------------
-- --
-- GNAT EXAMPLE --
-- --
-- Copyright (C) 2013, AdaCore --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 2, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License --
-- for more details. You should have received a copy of the GNU General --
-- Public License distributed with GNAT; see file COPYING. If not, write --
-- to the Free Software Foundation, 51 Franklin Street, Fifth Floor, --
-- Boston, MA 02110-1301, USA. --
-- --
-- As a special exception, if other files instantiate generics from this --
-- unit, or you link this unit with other files to produce an executable, --
-- this unit does not by itself cause the resulting executable to be --
-- covered by the GNU General Public License. This exception does not --
-- however invalidate any other reasons why the executable file might be --
-- covered by the GNU Public License. --
-- --
-- GNAT was originally developed by the GNAT team at New York University. --
-- Extensive contributions were provided by Ada Core Technologies Inc. --
-- --
------------------------------------------------------------------------------
with Interfaces; use Interfaces;
package Oled is
type Byte_Array is array (Natural range <>) of Unsigned_8;
procedure Oled_Cmd (Bytes : Byte_Array);
procedure Oled_Data (Bytes : Byte_Array);
-- Low level commands
procedure Oled_Init;
-- Initialize the module. Must be called before any other commands.
procedure Oled_Clear;
-- Clear the screen
subtype Col_Type is Natural range 0 .. 63;
subtype Line_Type is Natural range 0 .. 95;
type Image_Type is array (Unsigned_8 range <>, Unsigned_8 range <>) of
Unsigned_8;
-- An image is an array of dixel. A dixel is a pair of point.
-- First dimension is vertical, second is horizontal.
procedure Draw_Image (X : Col_Type; Y : Line_Type; Image : Image_Type);
-- Draw an image on the screen.
end Oled;
|
------------------------------------------------------------------------------
-- --
-- GNAT COMPILER COMPONENTS --
-- --
-- S Y S T E M . B I G N U M S --
-- --
-- B o d y --
-- --
-- Copyright (C) 2012-2015, Free Software Foundation, Inc. --
-- --
-- GNAT is free software; you can redistribute it and/or modify it under --
-- terms of the GNU General Public License as published by the Free Soft- --
-- ware Foundation; either version 3, or (at your option) any later ver- --
-- sion. GNAT is distributed in the hope that it will be useful, but WITH- --
-- OUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY --
-- or FITNESS FOR A PARTICULAR PURPOSE. --
-- --
-- As a special exception under Section 7 of GPL version 3, you are granted --
-- additional permissions described in the GCC Runtime Library Exception, --
-- version 3.1, as published by the Free Software Foundation. --
-- --
-- You should have received a copy of the GNU General Public License and --
-- a copy of the GCC Runtime Library Exception along with this program; --
-- see the files COPYING3 and COPYING.RUNTIME respectively. If not, see --
-- <http://www.gnu.org/licenses/>. --
-- --
-- GNAT was originally developed by the GNAT team at New York University. --
-- Extensive contributions were provided by Ada Core Technologies Inc. --
-- --
------------------------------------------------------------------------------
-- This package provides arbitrary precision signed integer arithmetic for
-- use in computing intermediate values in expressions for the case where
-- pragma Overflow_Check (Eliminate) is in effect.
with System; use System;
with System.Secondary_Stack; use System.Secondary_Stack;
with System.Storage_Elements; use System.Storage_Elements;
package body System.Bignums is
use Interfaces;
-- So that operations on Unsigned_32 are available
type DD is mod Base ** 2;
-- Double length digit used for intermediate computations
function MSD (X : DD) return SD is (SD (X / Base));
function LSD (X : DD) return SD is (SD (X mod Base));
-- Most significant and least significant digit of double digit value
function "&" (X, Y : SD) return DD is (DD (X) * Base + DD (Y));
-- Compose double digit value from two single digit values
subtype LLI is Long_Long_Integer;
One_Data : constant Digit_Vector (1 .. 1) := (1 => 1);
-- Constant one
Zero_Data : constant Digit_Vector (1 .. 0) := (1 .. 0 => 0);
-- Constant zero
-----------------------
-- Local Subprograms --
-----------------------
function Add
(X, Y : Digit_Vector;
X_Neg : Boolean;
Y_Neg : Boolean) return Bignum
with
Pre => X'First = 1 and then Y'First = 1;
-- This procedure adds two signed numbers returning the Sum, it is used
-- for both addition and subtraction. The value computed is X + Y, with
-- X_Neg and Y_Neg giving the signs of the operands.
function Allocate_Bignum (Len : Length) return Bignum with
Post => Allocate_Bignum'Result.Len = Len;
-- Allocate Bignum value of indicated length on secondary stack. On return
-- the Neg and D fields are left uninitialized.
type Compare_Result is (LT, EQ, GT);
-- Indicates result of comparison in following call
function Compare
(X, Y : Digit_Vector;
X_Neg, Y_Neg : Boolean) return Compare_Result
with
Pre => X'First = 1 and then Y'First = 1;
-- Compare (X with sign X_Neg) with (Y with sign Y_Neg), and return the
-- result of the signed comparison.
procedure Div_Rem
(X, Y : Bignum;
Quotient : out Bignum;
Remainder : out Bignum;
Discard_Quotient : Boolean := False;
Discard_Remainder : Boolean := False);
-- Returns the Quotient and Remainder from dividing abs (X) by abs (Y). The
-- values of X and Y are not modified. If Discard_Quotient is True, then
-- Quotient is undefined on return, and if Discard_Remainder is True, then
-- Remainder is undefined on return. Service routine for Big_Div/Rem/Mod.
procedure Free_Bignum (X : Bignum) is null;
-- Called to free a Bignum value used in intermediate computations. In
-- this implementation using the secondary stack, it does nothing at all,
-- because we rely on Mark/Release, but it may be of use for some
-- alternative implementation.
function Normalize
(X : Digit_Vector;
Neg : Boolean := False) return Bignum;
-- Given a digit vector and sign, allocate and construct a Bignum value.
-- Note that X may have leading zeroes which must be removed, and if the
-- result is zero, the sign is forced positive.
---------
-- Add --
---------
function Add
(X, Y : Digit_Vector;
X_Neg : Boolean;
Y_Neg : Boolean) return Bignum
is
begin
-- If signs are the same, we are doing an addition, it is convenient to
-- ensure that the first operand is the longer of the two.
if X_Neg = Y_Neg then
if X'Last < Y'Last then
return Add (X => Y, Y => X, X_Neg => Y_Neg, Y_Neg => X_Neg);
-- Here signs are the same, and the first operand is the longer
else
pragma Assert (X_Neg = Y_Neg and then X'Last >= Y'Last);
-- Do addition, putting result in Sum (allowing for carry)
declare
Sum : Digit_Vector (0 .. X'Last);
RD : DD;
begin
RD := 0;
for J in reverse 1 .. X'Last loop
RD := RD + DD (X (J));
if J >= 1 + (X'Last - Y'Last) then
RD := RD + DD (Y (J - (X'Last - Y'Last)));
end if;
Sum (J) := LSD (RD);
RD := RD / Base;
end loop;
Sum (0) := SD (RD);
return Normalize (Sum, X_Neg);
end;
end if;
-- Signs are different so really this is a subtraction, we want to make
-- sure that the largest magnitude operand is the first one, and then
-- the result will have the sign of the first operand.
else
declare
CR : constant Compare_Result := Compare (X, Y, False, False);
begin
if CR = EQ then
return Normalize (Zero_Data);
elsif CR = LT then
return Add (X => Y, Y => X, X_Neg => Y_Neg, Y_Neg => X_Neg);
else
pragma Assert (X_Neg /= Y_Neg and then CR = GT);
-- Do subtraction, putting result in Diff
declare
Diff : Digit_Vector (1 .. X'Length);
RD : DD;
begin
RD := 0;
for J in reverse 1 .. X'Last loop
RD := RD + DD (X (J));
if J >= 1 + (X'Last - Y'Last) then
RD := RD - DD (Y (J - (X'Last - Y'Last)));
end if;
Diff (J) := LSD (RD);
RD := (if RD < Base then 0 else -1);
end loop;
return Normalize (Diff, X_Neg);
end;
end if;
end;
end if;
end Add;
---------------------
-- Allocate_Bignum --
---------------------
function Allocate_Bignum (Len : Length) return Bignum is
Addr : Address;
begin
-- Change the if False here to if True to get allocation on the heap
-- instead of the secondary stack, which is convenient for debugging
-- System.Bignum itself.
if False then
declare
B : Bignum;
begin
B := new Bignum_Data'(Len, False, (others => 0));
return B;
end;
-- Normal case of allocation on the secondary stack
else
-- Note: The approach used here is designed to avoid strict aliasing
-- warnings that appeared previously using unchecked conversion.
SS_Allocate (Addr, Storage_Offset (4 + 4 * Len));
declare
B : Bignum;
for B'Address use Addr'Address;
pragma Import (Ada, B);
BD : Bignum_Data (Len);
for BD'Address use Addr;
pragma Import (Ada, BD);
-- Expose a writable view of discriminant BD.Len so that we can
-- initialize it. We need to use the exact layout of the record
-- to ensure that the Length field has 24 bits as expected.
type Bignum_Data_Header is record
Len : Length;
Neg : Boolean;
end record;
for Bignum_Data_Header use record
Len at 0 range 0 .. 23;
Neg at 3 range 0 .. 7;
end record;
BDH : Bignum_Data_Header;
for BDH'Address use BD'Address;
pragma Import (Ada, BDH);
pragma Assert (BDH.Len'Size = BD.Len'Size);
begin
BDH.Len := Len;
return B;
end;
end if;
end Allocate_Bignum;
-------------
-- Big_Abs --
-------------
function Big_Abs (X : Bignum) return Bignum is
begin
return Normalize (X.D);
end Big_Abs;
-------------
-- Big_Add --
-------------
function Big_Add (X, Y : Bignum) return Bignum is
begin
return Add (X.D, Y.D, X.Neg, Y.Neg);
end Big_Add;
-------------
-- Big_Div --
-------------
-- This table is excerpted from RM 4.5.5(28-30) and shows how the result
-- varies with the signs of the operands.
-- A B A/B A B A/B
--
-- 10 5 2 -10 5 -2
-- 11 5 2 -11 5 -2
-- 12 5 2 -12 5 -2
-- 13 5 2 -13 5 -2
-- 14 5 2 -14 5 -2
--
-- A B A/B A B A/B
--
-- 10 -5 -2 -10 -5 2
-- 11 -5 -2 -11 -5 2
-- 12 -5 -2 -12 -5 2
-- 13 -5 -2 -13 -5 2
-- 14 -5 -2 -14 -5 2
function Big_Div (X, Y : Bignum) return Bignum is
Q, R : Bignum;
begin
Div_Rem (X, Y, Q, R, Discard_Remainder => True);
Q.Neg := Q.Len > 0 and then (X.Neg xor Y.Neg);
return Q;
end Big_Div;
-------------
-- Big_Exp --
-------------
function Big_Exp (X, Y : Bignum) return Bignum is
function "**" (X : Bignum; Y : SD) return Bignum;
-- Internal routine where we know right operand is one word
----------
-- "**" --
----------
function "**" (X : Bignum; Y : SD) return Bignum is
begin
case Y is
-- X ** 0 is 1
when 0 =>
return Normalize (One_Data);
-- X ** 1 is X
when 1 =>
return Normalize (X.D);
-- X ** 2 is X * X
when 2 =>
return Big_Mul (X, X);
-- For X greater than 2, use the recursion
-- X even, X ** Y = (X ** (Y/2)) ** 2;
-- X odd, X ** Y = (X ** (Y/2)) ** 2 * X;
when others =>
declare
XY2 : constant Bignum := X ** (Y / 2);
XY2S : constant Bignum := Big_Mul (XY2, XY2);
Res : Bignum;
begin
Free_Bignum (XY2);
-- Raise storage error if intermediate value is getting too
-- large, which we arbitrarily define as 200 words for now.
if XY2S.Len > 200 then
Free_Bignum (XY2S);
raise Storage_Error with
"exponentiation result is too large";
end if;
-- Otherwise take care of even/odd cases
if (Y and 1) = 0 then
return XY2S;
else
Res := Big_Mul (XY2S, X);
Free_Bignum (XY2S);
return Res;
end if;
end;
end case;
end "**";
-- Start of processing for Big_Exp
begin
-- Error if right operand negative
if Y.Neg then
raise Constraint_Error with "exponentiation to negative power";
-- X ** 0 is always 1 (including 0 ** 0, so do this test first)
elsif Y.Len = 0 then
return Normalize (One_Data);
-- 0 ** X is always 0 (for X non-zero)
elsif X.Len = 0 then
return Normalize (Zero_Data);
-- (+1) ** Y = 1
-- (-1) ** Y = +/-1 depending on whether Y is even or odd
elsif X.Len = 1 and then X.D (1) = 1 then
return Normalize
(X.D, Neg => X.Neg and then ((Y.D (Y.Len) and 1) = 1));
-- If the absolute value of the base is greater than 1, then the
-- exponent must not be bigger than one word, otherwise the result
-- is ludicrously large, and we just signal Storage_Error right away.
elsif Y.Len > 1 then
raise Storage_Error with "exponentiation result is too large";
-- Special case (+/-)2 ** K, where K is 1 .. 31 using a shift
elsif X.Len = 1 and then X.D (1) = 2 and then Y.D (1) < 32 then
declare
D : constant Digit_Vector (1 .. 1) :=
(1 => Shift_Left (SD'(1), Natural (Y.D (1))));
begin
return Normalize (D, X.Neg);
end;
-- Remaining cases have right operand of one word
else
return X ** Y.D (1);
end if;
end Big_Exp;
------------
-- Big_EQ --
------------
function Big_EQ (X, Y : Bignum) return Boolean is
begin
return Compare (X.D, Y.D, X.Neg, Y.Neg) = EQ;
end Big_EQ;
------------
-- Big_GE --
------------
function Big_GE (X, Y : Bignum) return Boolean is
begin
return Compare (X.D, Y.D, X.Neg, Y.Neg) /= LT;
end Big_GE;
------------
-- Big_GT --
------------
function Big_GT (X, Y : Bignum) return Boolean is
begin
return Compare (X.D, Y.D, X.Neg, Y.Neg) = GT;
end Big_GT;
------------
-- Big_LE --
------------
function Big_LE (X, Y : Bignum) return Boolean is
begin
return Compare (X.D, Y.D, X.Neg, Y.Neg) /= GT;
end Big_LE;
------------
-- Big_LT --
------------
function Big_LT (X, Y : Bignum) return Boolean is
begin
return Compare (X.D, Y.D, X.Neg, Y.Neg) = LT;
end Big_LT;
-------------
-- Big_Mod --
-------------
-- This table is excerpted from RM 4.5.5(28-30) and shows how the result
-- of Rem and Mod vary with the signs of the operands.
-- A B A mod B A rem B A B A mod B A rem B
-- 10 5 0 0 -10 5 0 0
-- 11 5 1 1 -11 5 4 -1
-- 12 5 2 2 -12 5 3 -2
-- 13 5 3 3 -13 5 2 -3
-- 14 5 4 4 -14 5 1 -4
-- A B A mod B A rem B A B A mod B A rem B
-- 10 -5 0 0 -10 -5 0 0
-- 11 -5 -4 1 -11 -5 -1 -1
-- 12 -5 -3 2 -12 -5 -2 -2
-- 13 -5 -2 3 -13 -5 -3 -3
-- 14 -5 -1 4 -14 -5 -4 -4
function Big_Mod (X, Y : Bignum) return Bignum is
Q, R : Bignum;
begin
-- If signs are same, result is same as Rem
if X.Neg = Y.Neg then
return Big_Rem (X, Y);
-- Case where Mod is different
else
-- Do division
Div_Rem (X, Y, Q, R, Discard_Quotient => True);
-- Zero result is unchanged
if R.Len = 0 then
return R;
-- Otherwise adjust result
else
declare
T1 : constant Bignum := Big_Sub (Y, R);
begin
T1.Neg := Y.Neg;
Free_Bignum (R);
return T1;
end;
end if;
end if;
end Big_Mod;
-------------
-- Big_Mul --
-------------
function Big_Mul (X, Y : Bignum) return Bignum is
Result : Digit_Vector (1 .. X.Len + Y.Len) := (others => 0);
-- Accumulate result (max length of result is sum of operand lengths)
L : Length;
-- Current result digit
D : DD;
-- Result digit
begin
for J in 1 .. X.Len loop
for K in 1 .. Y.Len loop
L := Result'Last - (X.Len - J) - (Y.Len - K);
D := DD (X.D (J)) * DD (Y.D (K)) + DD (Result (L));
Result (L) := LSD (D);
D := D / Base;
-- D is carry which must be propagated
while D /= 0 and then L >= 1 loop
L := L - 1;
D := D + DD (Result (L));
Result (L) := LSD (D);
D := D / Base;
end loop;
-- Must not have a carry trying to extend max length
pragma Assert (D = 0);
end loop;
end loop;
-- Return result
return Normalize (Result, X.Neg xor Y.Neg);
end Big_Mul;
------------
-- Big_NE --
------------
function Big_NE (X, Y : Bignum) return Boolean is
begin
return Compare (X.D, Y.D, X.Neg, Y.Neg) /= EQ;
end Big_NE;
-------------
-- Big_Neg --
-------------
function Big_Neg (X : Bignum) return Bignum is
begin
return Normalize (X.D, not X.Neg);
end Big_Neg;
-------------
-- Big_Rem --
-------------
-- This table is excerpted from RM 4.5.5(28-30) and shows how the result
-- varies with the signs of the operands.
-- A B A rem B A B A rem B
-- 10 5 0 -10 5 0
-- 11 5 1 -11 5 -1
-- 12 5 2 -12 5 -2
-- 13 5 3 -13 5 -3
-- 14 5 4 -14 5 -4
-- A B A rem B A B A rem B
-- 10 -5 0 -10 -5 0
-- 11 -5 1 -11 -5 -1
-- 12 -5 2 -12 -5 -2
-- 13 -5 3 -13 -5 -3
-- 14 -5 4 -14 -5 -4
function Big_Rem (X, Y : Bignum) return Bignum is
Q, R : Bignum;
begin
Div_Rem (X, Y, Q, R, Discard_Quotient => True);
R.Neg := R.Len > 0 and then X.Neg;
return R;
end Big_Rem;
-------------
-- Big_Sub --
-------------
function Big_Sub (X, Y : Bignum) return Bignum is
begin
-- If right operand zero, return left operand (avoiding sharing)
if Y.Len = 0 then
return Normalize (X.D, X.Neg);
-- Otherwise add negative of right operand
else
return Add (X.D, Y.D, X.Neg, not Y.Neg);
end if;
end Big_Sub;
-------------
-- Compare --
-------------
function Compare
(X, Y : Digit_Vector;
X_Neg, Y_Neg : Boolean) return Compare_Result
is
begin
-- Signs are different, that's decisive, since 0 is always plus
if X_Neg /= Y_Neg then
return (if X_Neg then LT else GT);
-- Lengths are different, that's decisive since no leading zeroes
elsif X'Last /= Y'Last then
return (if (X'Last > Y'Last) xor X_Neg then GT else LT);
-- Need to compare data
else
for J in X'Range loop
if X (J) /= Y (J) then
return (if (X (J) > Y (J)) xor X_Neg then GT else LT);
end if;
end loop;
return EQ;
end if;
end Compare;
-------------
-- Div_Rem --
-------------
procedure Div_Rem
(X, Y : Bignum;
Quotient : out Bignum;
Remainder : out Bignum;
Discard_Quotient : Boolean := False;
Discard_Remainder : Boolean := False)
is
begin
-- Error if division by zero
if Y.Len = 0 then
raise Constraint_Error with "division by zero";
end if;
-- Handle simple cases with special tests
-- If X < Y then quotient is zero and remainder is X
if Compare (X.D, Y.D, False, False) = LT then
Remainder := Normalize (X.D);
Quotient := Normalize (Zero_Data);
return;
-- If both X and Y are less than 2**63-1, we can use Long_Long_Integer
-- arithmetic. Note it is good not to do an accurate range check against
-- Long_Long_Integer since -2**63 / -1 overflows.
elsif (X.Len <= 1 or else (X.Len = 2 and then X.D (1) < 2**31))
and then
(Y.Len <= 1 or else (Y.Len = 2 and then Y.D (1) < 2**31))
then
declare
A : constant LLI := abs (From_Bignum (X));
B : constant LLI := abs (From_Bignum (Y));
begin
Quotient := To_Bignum (A / B);
Remainder := To_Bignum (A rem B);
return;
end;
-- Easy case if divisor is one digit
elsif Y.Len = 1 then
declare
ND : DD;
Div : constant DD := DD (Y.D (1));
Result : Digit_Vector (1 .. X.Len);
Remdr : Digit_Vector (1 .. 1);
begin
ND := 0;
for J in 1 .. X.Len loop
ND := Base * ND + DD (X.D (J));
Result (J) := SD (ND / Div);
ND := ND rem Div;
end loop;
Quotient := Normalize (Result);
Remdr (1) := SD (ND);
Remainder := Normalize (Remdr);
return;
end;
end if;
-- The complex full multi-precision case. We will employ algorithm
-- D defined in the section "The Classical Algorithms" (sec. 4.3.1)
-- of Donald Knuth's "The Art of Computer Programming", Vol. 2, 2nd
-- edition. The terminology is adjusted for this section to match that
-- reference.
-- We are dividing X.Len digits of X (called u here) by Y.Len digits
-- of Y (called v here), developing the quotient and remainder. The
-- numbers are represented using Base, which was chosen so that we have
-- the operations of multiplying to single digits (SD) to form a double
-- digit (DD), and dividing a double digit (DD) by a single digit (SD)
-- to give a single digit quotient and a single digit remainder.
-- Algorithm D from Knuth
-- Comments here with square brackets are directly from Knuth
Algorithm_D : declare
-- The following lower case variables correspond exactly to the
-- terminology used in algorithm D.
m : constant Length := X.Len - Y.Len;
n : constant Length := Y.Len;
b : constant DD := Base;
u : Digit_Vector (0 .. m + n);
v : Digit_Vector (1 .. n);
q : Digit_Vector (0 .. m);
r : Digit_Vector (1 .. n);
u0 : SD renames u (0);
v1 : SD renames v (1);
v2 : SD renames v (2);
d : DD;
j : Length;
qhat : DD;
rhat : DD;
temp : DD;
begin
-- Initialize data of left and right operands
for J in 1 .. m + n loop
u (J) := X.D (J);
end loop;
for J in 1 .. n loop
v (J) := Y.D (J);
end loop;
-- [Division of nonnegative integers.] Given nonnegative integers u
-- = (ul,u2..um+n) and v = (v1,v2..vn), where v1 /= 0 and n > 1, we
-- form the quotient u / v = (q0,ql..qm) and the remainder u mod v =
-- (r1,r2..rn).
pragma Assert (v1 /= 0);
pragma Assert (n > 1);
-- Dl. [Normalize.] Set d = b/(vl + 1). Then set (u0,u1,u2..um+n)
-- equal to (u1,u2..um+n) times d, and set (v1,v2..vn) equal to
-- (v1,v2..vn) times d. Note the introduction of a new digit position
-- u0 at the left of u1; if d = 1 all we need to do in this step is
-- to set u0 = 0.
d := b / (DD (v1) + 1);
if d = 1 then
u0 := 0;
else
declare
Carry : DD;
Tmp : DD;
begin
-- Multiply Dividend (u) by d
Carry := 0;
for J in reverse 1 .. m + n loop
Tmp := DD (u (J)) * d + Carry;
u (J) := LSD (Tmp);
Carry := Tmp / Base;
end loop;
u0 := SD (Carry);
-- Multiply Divisor (v) by d
Carry := 0;
for J in reverse 1 .. n loop
Tmp := DD (v (J)) * d + Carry;
v (J) := LSD (Tmp);
Carry := Tmp / Base;
end loop;
pragma Assert (Carry = 0);
end;
end if;
-- D2. [Initialize j.] Set j = 0. The loop on j, steps D2 through D7,
-- will be essentially a division of (uj, uj+1..uj+n) by (v1,v2..vn)
-- to get a single quotient digit qj.
j := 0;
-- Loop through digits
loop
-- Note: In the original printing, step D3 was as follows:
-- D3. [Calculate qhat.] If uj = v1, set qhat to b-l; otherwise
-- set qhat to (uj,uj+1)/v1. Now test if v2 * qhat is greater than
-- (uj*b + uj+1 - qhat*v1)*b + uj+2. If so, decrease qhat by 1 and
-- repeat this test
-- This had a bug not discovered till 1995, see Vol 2 errata:
-- http://www-cs-faculty.stanford.edu/~uno/err2-2e.ps.gz. Under
-- rare circumstances the expression in the test could overflow.
-- This version was further corrected in 2005, see Vol 2 errata:
-- http://www-cs-faculty.stanford.edu/~uno/all2-pre.ps.gz.
-- The code below is the fixed version of this step.
-- D3. [Calculate qhat.] Set qhat to (uj,uj+1)/v1 and rhat to
-- to (uj,uj+1) mod v1.
temp := u (j) & u (j + 1);
qhat := temp / DD (v1);
rhat := temp mod DD (v1);
-- D3 (continued). Now test if qhat >= b or v2*qhat > (rhat,uj+2):
-- if so, decrease qhat by 1, increase rhat by v1, and repeat this
-- test if rhat < b. [The test on v2 determines at high speed
-- most of the cases in which the trial value qhat is one too
-- large, and eliminates all cases where qhat is two too large.]
while qhat >= b
or else DD (v2) * qhat > LSD (rhat) & u (j + 2)
loop
qhat := qhat - 1;
rhat := rhat + DD (v1);
exit when rhat >= b;
end loop;
-- D4. [Multiply and subtract.] Replace (uj,uj+1..uj+n) by
-- (uj,uj+1..uj+n) minus qhat times (v1,v2..vn). This step
-- consists of a simple multiplication by a one-place number,
-- combined with a subtraction.
-- The digits (uj,uj+1..uj+n) are always kept positive; if the
-- result of this step is actually negative then (uj,uj+1..uj+n)
-- is left as the true value plus b**(n+1), i.e. as the b's
-- complement of the true value, and a "borrow" to the left is
-- remembered.
declare
Borrow : SD;
Carry : DD;
Temp : DD;
Negative : Boolean;
-- Records if subtraction causes a negative result, requiring
-- an add back (case where qhat turned out to be 1 too large).
begin
Borrow := 0;
for K in reverse 1 .. n loop
Temp := qhat * DD (v (K)) + DD (Borrow);
Borrow := MSD (Temp);
if LSD (Temp) > u (j + K) then
Borrow := Borrow + 1;
end if;
u (j + K) := u (j + K) - LSD (Temp);
end loop;
Negative := u (j) < Borrow;
u (j) := u (j) - Borrow;
-- D5. [Test remainder.] Set qj = qhat. If the result of step
-- D4 was negative, we will do the add back step (step D6).
q (j) := LSD (qhat);
if Negative then
-- D6. [Add back.] Decrease qj by 1, and add (0,v1,v2..vn)
-- to (uj,uj+1,uj+2..uj+n). (A carry will occur to the left
-- of uj, and it is be ignored since it cancels with the
-- borrow that occurred in D4.)
q (j) := q (j) - 1;
Carry := 0;
for K in reverse 1 .. n loop
Temp := DD (v (K)) + DD (u (j + K)) + Carry;
u (j + K) := LSD (Temp);
Carry := Temp / Base;
end loop;
u (j) := u (j) + SD (Carry);
end if;
end;
-- D7. [Loop on j.] Increase j by one. Now if j <= m, go back to
-- D3 (the start of the loop on j).
j := j + 1;
exit when not (j <= m);
end loop;
-- D8. [Unnormalize.] Now (qo,ql..qm) is the desired quotient, and
-- the desired remainder may be obtained by dividing (um+1..um+n)
-- by d.
if not Discard_Quotient then
Quotient := Normalize (q);
end if;
if not Discard_Remainder then
declare
Remdr : DD;
begin
Remdr := 0;
for K in 1 .. n loop
Remdr := Base * Remdr + DD (u (m + K));
r (K) := SD (Remdr / d);
Remdr := Remdr rem d;
end loop;
pragma Assert (Remdr = 0);
end;
Remainder := Normalize (r);
end if;
end Algorithm_D;
end Div_Rem;
-----------------
-- From_Bignum --
-----------------
function From_Bignum (X : Bignum) return Long_Long_Integer is
begin
if X.Len = 0 then
return 0;
elsif X.Len = 1 then
return (if X.Neg then -LLI (X.D (1)) else LLI (X.D (1)));
elsif X.Len = 2 then
declare
Mag : constant DD := X.D (1) & X.D (2);
begin
if X.Neg and then Mag <= 2 ** 63 then
return -LLI (Mag);
elsif Mag < 2 ** 63 then
return LLI (Mag);
end if;
end;
end if;
raise Constraint_Error with "expression value out of range";
end From_Bignum;
-------------------------
-- Bignum_In_LLI_Range --
-------------------------
function Bignum_In_LLI_Range (X : Bignum) return Boolean is
begin
-- If length is 0 or 1, definitely fits
if X.Len <= 1 then
return True;
-- If length is greater than 2, definitely does not fit
elsif X.Len > 2 then
return False;
-- Length is 2, more tests needed
else
declare
Mag : constant DD := X.D (1) & X.D (2);
begin
return Mag < 2 ** 63 or else (X.Neg and then Mag = 2 ** 63);
end;
end if;
end Bignum_In_LLI_Range;
---------------
-- Normalize --
---------------
function Normalize
(X : Digit_Vector;
Neg : Boolean := False) return Bignum
is
B : Bignum;
J : Length;
begin
J := X'First;
while J <= X'Last and then X (J) = 0 loop
J := J + 1;
end loop;
B := Allocate_Bignum (X'Last - J + 1);
B.Neg := B.Len > 0 and then Neg;
B.D := X (J .. X'Last);
return B;
end Normalize;
---------------
-- To_Bignum --
---------------
function To_Bignum (X : Long_Long_Integer) return Bignum is
R : Bignum;
begin
if X = 0 then
R := Allocate_Bignum (0);
-- One word result
elsif X in -(2 ** 32 - 1) .. +(2 ** 32 - 1) then
R := Allocate_Bignum (1);
R.D (1) := SD (abs (X));
-- Largest negative number annoyance
elsif X = Long_Long_Integer'First then
R := Allocate_Bignum (2);
R.D (1) := 2 ** 31;
R.D (2) := 0;
-- Normal two word case
else
R := Allocate_Bignum (2);
R.D (2) := SD (abs (X) mod Base);
R.D (1) := SD (abs (X) / Base);
end if;
R.Neg := X < 0;
return R;
end To_Bignum;
end System.Bignums;
|
-- { dg-do compile }
procedure test_ai254 is
function Func
(Obj : not null access protected function (X : Float) return Float)
return not null access protected function (X : Float) return Float is
begin
return null;
end;
begin
null;
end;
|
-- Copyright (C) 2019 Thierry Rascle <thierr26@free.fr>
-- MIT license. Please refer to the LICENSE file.
with Ada.Unchecked_Deallocation;
package body Apsepp.Test_Reporter_Data_Struct_Class.Impl is
----------------------------------------------------------------------------
not overriding
procedure Add_And_Or_Set_Active_Node
(Obj : in out Test_Reporter_Data;
T : Tag;
C : out Node_Data_Trees.Cursor) is
use Node_Data_Hashed_Maps; -- Makes "=" for type
-- Node_Data_Hashed_Maps.Cursor directly
-- visible.
Active_Node_Map_C : constant Node_Data_Hashed_Maps.Cursor
:= Obj.Active_Node_Map.Find (T);
begin
if Active_Node_Map_C = Node_Data_Hashed_Maps.No_Element then
C := Node_Data_Trees.No_Element;
for Cu in Obj.Node_Data_Tree.Iterate loop
if Node_Data_Trees.Element (Cu).T = T then
C := Cu;
exit;
end if;
end loop;
if C = Node_Data_Trees.No_Element then
-- TODO: Refactor the Insert_Child calls.
Obj.Node_Data_Tree.Insert_Child
(Parent => Root (Obj.Node_Data_Tree),
Before => Node_Data_Trees.No_Element,
New_Item => (T => T,
Event_Index_Vector => <>),
Position => C);
end if;
Obj.Active_Node_Map.Insert (Key => T,
New_Item => C);
else
C := Element (Active_Node_Map_C);
end if;
end Add_And_Or_Set_Active_Node;
----------------------------------------------------------------------------
overriding
function Is_Empty (Obj : Test_Reporter_Data) return Boolean
is (Obj.Active_Node_Map.Is_Empty
and then
Obj.Event_Vector.Is_Empty
and then
Obj.Node_Data_Tree.Is_Empty);
----------------------------------------------------------------------------
overriding
procedure Reset (Obj : in out Test_Reporter_Data) is
-----------------------------------------------------
procedure Clean_Up_Events (Position : Node_Event_Vectors.Cursor) is
N_E : Node_Event := Node_Event_Vectors.Element (Position);
procedure Free is new Ada.Unchecked_Deallocation
(Object => Test_Event_Base'Class,
Name => Test_Event_Access);
begin
N_E.Event.Clean_Up;
Free (N_E.Event);
end Clean_Up_Events;
-----------------------------------------------------
begin
Obj.Active_Node_Map.Clear;
Obj.Event_Vector.Iterate (Clean_Up_Events'Access);
Obj.Event_Vector.Clear;
Obj.Node_Data_Tree.Clear;
end Reset;
----------------------------------------------------------------------------
overriding
function Is_Active (Obj : Test_Reporter_Data;
Node_Tag : Tag) return Boolean
is (Obj.Active_Node_Map.Contains (Node_Tag));
----------------------------------------------------------------------------
overriding
procedure Include_Node (Obj : in out Test_Reporter_Data;
Node_Lineage : Tag_Array) is
C : Cursor := Root (Obj.Node_Data_Tree);
begin
for T of Node_Lineage loop
declare
Insertion_Required : Boolean := Is_Leaf (C);
begin
for Child_C in Obj.Node_Data_Tree.Iterate_Children (C) loop
if Element (Child_C).T = T then
C := Child_C;
exit;
end if;
Insertion_Required := Child_C = Last_Child (C);
end loop;
if Insertion_Required then
declare
Position : Cursor;
begin
Obj.Node_Data_Tree.Insert_Child
(Parent => C,
Before => No_Element,
New_Item => (T => T,
Event_Index_Vector => <>),
Position => Position);
C := Position;
end;
end if;
end;
end loop;
end Include_Node;
----------------------------------------------------------------------------
overriding
procedure Add_Event (Obj : in out Test_Reporter_Data;
Node_Tag : Tag;
Event : Test_Event_Base'Class) is
-----------------------------------------------------
procedure Update_Node_Event_Vector (Element : in out Node_Data) is
begin
Element.Event_Index_Vector.Append (Obj.Event_Vector.Last_Index);
end Update_Node_Event_Vector;
-----------------------------------------------------
C : Cursor;
begin
Obj.Add_And_Or_Set_Active_Node (Node_Tag, C);
Obj.Event_Vector.Append (
(Node_Data_Cursor => C,
Event => new Test_Event_Base'Class'(Event)));
Obj.Node_Data_Tree.Update_Element (C, Update_Node_Event_Vector'Access);
if Event.Is_Node_Run_Final_Event then
Obj.Active_Node_Map.Delete (Key => Node_Tag);
end if;
end Add_Event;
----------------------------------------------------------------------------
end Apsepp.Test_Reporter_Data_Struct_Class.Impl;
|
-- WORDS, a Latin dictionary, by Colonel William Whitaker (USAF, Retired)
--
-- Copyright William A. Whitaker (1936–2010)
--
-- This is a free program, which means it is proper to copy it and pass
-- it on to your friends. Consider it a developmental item for which
-- there is no charge. However, just for form, it is Copyrighted
-- (c). Permission is hereby freely given for any and all use of program
-- and data. You can sell it as your own, but at least tell me.
--
-- This version is distributed without obligation, but the developer
-- would appreciate comments and suggestions.
--
-- All parts of the WORDS system, source code and data files, are made freely
-- available to anyone who wishes to use them, for whatever purpose.
with Ada.Text_IO;
with Latin_Utils.Config;
with Latin_Utils.Strings_Package; use Latin_Utils.Strings_Package;
with Latin_Utils.Latin_File_Names; use Latin_Utils.Latin_File_Names;
with Latin_Utils.Inflections_Package; use Latin_Utils.Inflections_Package;
with Latin_Utils.Dictionary_Package; use Latin_Utils.Dictionary_Package;
with Words_Engine.English_Support_Package;
use Words_Engine.English_Support_Package;
with Weed;
with Weed_All;
with Support_Utils.Dictionary_Form;
with Latin_Utils.General;
use Latin_Utils;
procedure Makeewds is
package Integer_IO is new Ada.Text_IO.Integer_IO (Integer);
use Ada.Text_IO;
use Integer_IO;
use Dictionary_Entry_IO;
use Part_Entry_IO;
use Part_Of_Speech_Type_IO;
use Age_Type_IO;
use Area_Type_IO;
use Geo_Type_IO;
use Frequency_Type_IO;
use Source_Type_IO;
use Ewds_Record_Io;
Porting : constant Boolean := False;
Checking : constant Boolean := True;
D_K : Dictionary_Kind := Xxx; -- ######################
Start_Stem_1 : constant := 1;
Start_Stem_2 : constant := Start_Stem_1 + Max_Stem_Size + 1;
Start_Stem_3 : constant := Start_Stem_2 + Max_Stem_Size + 1;
Start_Stem_4 : constant := Start_Stem_3 + Max_Stem_Size + 1;
Start_Part : constant := Start_Stem_4 + Max_Stem_Size + 1;
Line_Number : Integer := 0;
subtype Line_Type is String (1 .. 400);
N : Integer := 0;
Input, Output, Check : Ada.Text_IO.File_Type;
De : Dictionary_Entry;
S, Line : Line_Type := (others => ' ');
Blank_Line : constant Line_Type := (others => ' ');
L, Last : Integer := 0;
Ewa : Ewds_Array (1 .. 40) := (others => Null_Ewds_Record);
Ewr : Ewds_Record := Null_Ewds_Record;
-- First we supplement MEAN with singles of any hyphenated words
-- In principle this could be done in the main EXTRACT, much same logic/code
-- However this is difficult code for an old man, EXTRACT was hard
-- when I was a bit younger, and I cannot remember anything about it.
-- Separating them out makes it much easier to test
function Add_Hyphenated (S : String) return String is
-------- I tried to do something with hyphenated but so far it
-------- does not work
-- Find hyphenated words and add them to MEAN with a / connector,
-- right before the parse so one has both the individual words (may
-- be more than two) and a single combined word
-- counting-board -> counting board/countingboard
-- Cannot be bigger:
T : String (1 .. Max_Meaning_Size * 2 + 20) := (others => ' ');
Word_Start : Integer := 1;
Word_End : Integer := 0;
I, J, Jmax : Integer := 0;
Hyphenated : Boolean := False;
begin
--PUT_LINE (S);
while I < S'Last loop
I := I + 1;
J := J + 1;
Word_End := 0;
--PUT (INTEGER'IMAGE (I) & "-");
-- First clear away or ignore all the non-words stuff
if S (I) = '|' then -- Skip continuation |'s
Word_Start := I + 1;
T (J) := S (I);
J := J + 1;
Jmax := Jmax + 1;
null;
I := I + 1;
elsif S (I) = '"' then -- Skip "'S
Word_Start := I + 1;
T (J) := S (I);
J := J + 1;
Jmax := Jmax + 1;
null;
I := I + 1;
else
if S (I) = '(' then -- ( .. .) not to be parsed
T (J) := S (I);
J := J + 1;
Jmax := Jmax + 1;
I := I + 1;
while S (I) /= ')' loop
T (J) := S (I);
J := J + 1;
Jmax := Jmax + 1;
I := I + 1;
end loop;
Word_Start := I + 2; -- Skip };
Word_End := 0;
elsif S (I) = '[' then -- ( .. .) not to be parsed
T (J) := S (I);
J := J + 1;
Jmax := Jmax + 1;
I := I + 1;
while S (I - 1 .. I) /= "=>" loop
T (J) := S (I);
J := J + 1;
Jmax := Jmax + 1;
I := I + 1;
end loop;
Word_Start := I + 2;
Word_End := 0;
end if;
-- Finished with the non-word stuff
if S (I) = '-' then
Word_End := I - 1;
-- if (I /= S'FIRST) and then -- Not -word
-- ( (S (I-1) /= ' ') and
-- (S (I-1) /= '/') ) then
-- HYPHENATED := TRUE;
-- end if;
end if;
if
S (I) = ' ' or
S (I) = '/' or
S (I) = ',' or
S (I) = ';' or
S (I) = '!' or
S (I) = '?' or
S (I) = '+' or
S (I) = '*' or
S (I) = '"' or
S (I) = '('
then
Word_End := I - 1;
if Hyphenated then
T (J) := '/';
J := J + 1;
Jmax := Jmax + 1;
for K in Word_Start .. Word_End loop
if S (K) /= '-' then
T (J) := S (K);
J := J + 1;
Jmax := Jmax + 1;
end if;
end loop;
Hyphenated := False;
end if;
end if;
if --WORD_END /= 0 and then
S (I) = ' ' or S (I) = '/'
then
Word_Start := I + 1;
Word_End := 0;
end if;
end if; -- On '|'
-- Set up the Output to return
--PUT ('|' & INTEGER'IMAGE (J) & '/' & INTEGER'IMAGE (I));
T (J) := S (I);
Jmax := Jmax + 1;
end loop; -- Over S'RANGE
return T (1 .. Jmax);
exception
when others =>
Put_Line ("ADD_HYPHENATED Exception LINE = " &
Integer'Image (Line_Number));
Put_Line (S);
Put (De); New_Line;
return T (1 .. Jmax);
end Add_Hyphenated;
procedure Extract_Words (S : in String;
Pofs : in Part_Of_Speech_Type;
N : out Integer;
Ewa : out Ewds_Array) is
-- i, j, js, k, l, m, im, ic : Integer := 0;
J, K, L, M, Im, Ic : Integer := 0;
End_Semi : constant Integer := 1;
-- Have to expand type to take care of hyphenated
subtype X_Meaning_Type is String (1 .. Max_Meaning_Size * 2 + 20);
Null_X_Meaning_Type : constant X_Meaning_Type := (others => ' ');
Semi, Comma : X_Meaning_Type := Null_X_Meaning_Type;
Ww : Integer := 0; -- For debug
begin
-- i := 1; -- Element Position in line, per SEMI
J := 1; -- Position in word
K := 0; -- SEMI - Division in line
L := 1; -- Position in MEAN, for EXTRACTing SEMI
M := 1; -- COMMA in SEMI
N := 1; -- Word number
Im := 0; -- Position in SEMI
Ic := 0; -- Position in COMMA
Ewa (N) := Null_Ewds_Record;
-- Slightly disparage extension
if S (S'First) = '|' then
K := 3;
end if;
while L <= S'Last loop -- loop over MEAN
if S (L) = ' ' then -- Clear initial blanks
L := L + 1;
end if;
Semi := Null_X_Meaning_Type;
Im := 1;
Extract_Semi : loop
if S (L) = '|' then
null; -- Ignore continuation flag | as word
elsif S (L) in '0' .. '9' then
null; -- Ignore numbers
elsif S (L) = ';' then -- Division Terminator
K := K + 1;
--PUT ('+');
L := L + 1; -- Clear ;
exit Extract_Semi;
elsif S (L) = '(' then -- Skip ( .. .) !
while S (L) /= ')' loop
--PUT ('+');
--PUT (INTEGER'IMAGE (L));
--PUT (S (L));
exit when L = S'Last; -- Run out
L := L + 1;
end loop;
-- L := L + 1; -- Clear the ')'
--PUT ('^');
--PUT (INTEGER'IMAGE (L));
--PUT (S (L));
if L > S'Last then
L := S'Last;
else
if S (L) = ';' then -- );
exit Extract_Semi;
end if;
end if;
--PUT (']');
if L >= S'Last then -- Ends in )
-- PUT ('!');
exit Extract_Semi;
end if;
--PUT ('+');
--L := L + 1; -- Clear the ')'
elsif L = S'Last then
--PUT ('|');
L := L + 1; -- To end the loop
exit Extract_Semi;
else
Semi (Im) := S (L);
Im := Im + 1;
end if;
--PUT ('+');
--IM := IM + 1; -- To next Character
L := L + 1; -- To next Character
end loop Extract_Semi;
Ww := 10;
Process_Semi : declare
St : constant String := Trim (Semi);
Sm : constant String (St'First .. St'Last) := St;
begin
if St'Length > 0 then
Comma := Null_X_Meaning_Type;
Im := Sm'First;
M := 0;
--I := SM'FIRST;
--while I <= ST'LAST loop
--PUT (S (I));
--PUT ('*');
--COMMA := NULL_X_MEANING_TYPE;
Ic := 1;
Loop_Over_Semi :
while Im <= Sm'Last loop
Comma := Null_X_Meaning_Type;
Ww := 20;
Find_Comma :
loop
--PUT (INTEGER'IMAGE (IM) & " ( " & SM (IM));
if Sm (Im) = '(' then -- Skip ( .. .) !
while Sm (Im) /= ')' loop
Im := Im + 1;
end loop;
Im := Im + 1;
-- Clear the ')'
-- IM := IM + 1; -- Go to next Character
if Im >= End_Semi then
exit Find_Comma;
end if;
if (Sm (Im) = ';') or (Sm (Im) = ',') then
-- Foumd COMMA
M := M + 1;
Ic := 1;
Im := Im + 1; -- Clear ;,
exit Find_Comma;
elsif Sm (Im) = ' ' then
Im := Im + 1;
end if;
--PUT_LINE ("------------------------");
end if;
if Sm (Im) = '[' then -- Take end of [=>]
while Sm (Im) /= '>' loop
exit when Sm (Im) = ']'; -- If no >
Im := Im + 1;
end loop;
Im := Im + 1; -- Clear the '>' or ']'
if Sm (Im) = ';' then
-- Foumd COMMA
M := M + 1;
Ic := 1;
Im := Im + 1; -- Clear ;
exit Find_Comma;
elsif Sm (Im) = ' ' then
Im := Im + 1;
end if;
end if;
-- But could be 2 =>!
--PUT_LINE ("Through ()[] I = " & INTEGER'IMAGE (I));
exit Find_Comma when Im > Sm'Last;
--PUT (INTEGER'IMAGE (IM) & " ) " & SM (IM));
if Sm (Im) = ',' then
-- Foumd COMMA
M := M + 1;
Ic := 1;
Im := Im + 1; -- Clear ,
exit Find_Comma;
elsif Im >= Sm'Last or Im = S'Last then
-- Foumd COMMA
Comma (Ic) := Sm (Im);
M := M + 1;
Ic := 1;
exit Find_Comma;
else
Comma (Ic) := Sm (Im);
Im := Im + 1;
Ic := Ic + 1;
end if;
--PUT (INTEGER'IMAGE (IM) & " ! " & SM (IM));
end loop Find_Comma;
Im := Im + 1;
Ww := 30;
Process_Comma :
declare
Ct : constant String := Trim (Comma);
Cs : String (Ct'First .. Ct'Last) := Ct;
Pure : Boolean := True;
W_Start, W_End : Integer := 0;
begin
Ww := 31;
if Ct'Length > 0 then
-- Is COMMA non empty
-- Are there any blanks?
-- If not then it is a pure word
-- Or words with /
for Ip in Cs'Range loop
if Cs (Ip) = ' ' then
Pure := False;
end if;
end loop;
Ww := 32;
-- Check for WEED words and eliminate them
W_Start := Cs'First;
W_End := Cs'Last;
for Iw in Cs'Range loop
--PUT ('-');
--PUT (CS (IW));
if (Cs (Iw) = '(') or
(Cs (Iw) = '[')
then
Ww := 33;
W_Start := Iw + 1;
else
Ww := 34;
if (Cs (Iw) = ' ') or
(Cs (Iw) = '_') or
(Cs (Iw) = '-') or
(Cs (Iw) = ''') or
(Cs (Iw) = '!') or
(Cs (Iw) = '/') or
(Cs (Iw) = ':') or
(Cs (Iw) = '.') or
(Cs (Iw) = '!') or
(Cs (Iw) = ')') or
(Cs (Iw) = ']') or
(Iw = Cs'Last)
then
Ww := 35;
if Iw = Cs'Last then
W_End := Iw;
elsif Iw /= Cs'First then
W_End := Iw - 1;
end if;
Ww := 36;
-- KLUDGE
if Cs (W_Start) = '"' then
Ww := 361;
W_Start := W_Start + 1;
Ww := 362;
elsif Cs (W_End) = '"' then
Ww := 364;
W_End := W_End - 1;
Ww := 365;
end if;
Ww := 37;
--& " " & CS (W_START .. W_END)
--);
Weed_All (Cs (W_Start .. W_End));
if not Pure then
Weed (Cs (W_Start .. W_End), Pofs);
end if;
W_Start := Iw + 1;
end if;
Ww := 38;
end if;
Ww := 39;
end loop; -- On CS'RANGE
--PUT_LINE (INTEGER'IMAGE (LINE_NUMBER) & "WEED done");
Ww := 40;
-- Main process of COMMA
Ic := 1;
J := 1;
while Ic <= Cs'Last loop
--PUT (CS (IC));
if Cs (Ic) = '"' or -- Skip all "
Cs (Ic) = '(' or -- Skip initial (
Cs (Ic) = '?' or -- Ignore ?
Cs (Ic) = '~' or -- Ignore about ~
Cs (Ic) = '*' or
Cs (Ic) = '%' or -- Ignore % unless word
Cs (Ic) = '.' or -- Ignore . ..
Cs (Ic) = '\' or -- Ignore weed
(Cs (Ic) in '0' .. '9')
then -- Skip numbers
Ic := Ic + 1;
Ww := 50;
----PUT ('-');
else
if
Cs (Ic) = '/' or
Cs (Ic) = ' ' or
Cs (Ic) = ''' or -- Ignore all ' incl 's ???
Cs (Ic) = '-' or -- Hyphen causes 2 words XXX
Cs (Ic) = '+' or -- Plus causes 2 words
Cs (Ic) = '_' or -- Underscore causes 2 words
Cs (Ic) = '=' or -- = space/terminates
Cs (Ic) = '>' or
Cs (Ic) = ')' or
Cs (Ic) = ']' or
Cs (Ic) = '!' or
Cs (Ic) = '?' or
Cs (Ic) = '+' or
Cs (Ic) = ':' or
Cs (Ic) = ']'
then -- Found word
Ww := 60;
--PUT ('/');
Ewa (N).Semi := K;
if Pure then
if K = 1 then
Ewa (N).Kind := 15;
else
Ewa (N).Kind := 10;
end if;
else
Ewa (N).Kind := 0;
end if;
Ww := 70;
N := N + 1; -- Start new word in COMMA
Ic := Ic + 1;
J := 1;
Ewa (N) := Null_Ewds_Record;
elsif Ic = Cs'Last then -- Order of if important
-- End, Found word
--PUT ('!');
Ewa (N).W (J) := Cs (Ic);
Ewa (N).Semi := K;
if Pure then
if K = 1 then
Ewa (N).Kind := 15;
else
Ewa (N).Kind := 10;
end if;
else
Ewa (N).Kind := 0;
end if;
N := N + 1; -- Start new word/COMMA
Ewa (N) := Null_Ewds_Record;
exit;
else
Ww := 80;
--PUT ('+');
Ewa (N).W (J) := Cs (Ic);
J := J + 1;
Ic := Ic + 1;
end if;
end if;
Ww := 90;
end loop;
end if; -- On COMMA being empty
end Process_Comma;
--PUT_LINE ("COMMA Processed ");
end loop Loop_Over_Semi;
--PUT_LINE ("LOOP OVER SEMI Processed ");
end if;
-- On ST'LENGTH > 0
--PUT_LINE ("LOOP OVER SEMI after ST'LENGTH 0 ");
end Process_Semi;
--PUT_LINE ("SEMI Processed ");
-- I = " & INTEGER'IMAGE (I)
--& " S (I) = " & S (I)
--);
if (L < S'Last) and then (S (L) = ';') then
-- ??????
--PUT_LINE ("Clear L = " & INTEGER'IMAGE (L));
L := L + 1;
end if;
-- investigate this:
-- js := l; -- Odd but necessary ?????
for J in L .. S'Last loop
exit when J = S'Last;
if S (J) = ' ' then
L := L + 1;
else
exit;
end if;
end loop;
exit when L >= S'Last;
end loop; -- loop over MEAN
--PUT_LINE ("SEMI loop Processed");
if Ewa (N) = Null_Ewds_Record then
N := N - 1; -- Clean up danglers
end if;
if Ewa (N) = Null_Ewds_Record then -- AGAIN!!!!!!
N := N - 1; -- Clean up danglers
end if;
exception
when others =>
if (S (S'Last) /= ')') or (S (S'Last) /= ']') then -- KLUDGE
New_Line;
Put_Line ("Extract Exception WW = "
& Integer'Image (Ww) & " LINE = " &
Integer'Image (Line_Number));
Put_Line (S);
Put (De); New_Line;
end if;
end Extract_Words;
begin
Put_Line ("Takes a DICTLINE.D_K and produces a EWDSLIST.D_K ");
Latin_Utils.General.Load_Dictionary (Line, Last, D_K);
Open (Input, In_File,
Latin_Utils.Config.Path (Dict_Line_Name & '.' & Ext (D_K)));
--PUT_LINE ("OPEN");
if not Porting then
--PUT_LINE ("CREATING");
Create (Output, Out_File, "EWDSLIST." & Ext (D_K));
if Checking then
Create (Check, Out_File, "CHECKEWD.");
end if;
--PUT_LINE ("CREATED");
end if;
-- Now do the rest
Over_Lines :
while not End_Of_File (Input) loop
S := Blank_Line;
Get_Line (Input, S, Last);
if Trim (S (1 .. Last)) /= "" then -- If non-blank line
L := 0;
Form_De : begin
De.Stems (1) := S (Start_Stem_1 .. Max_Stem_Size);
--NEW_LINE; PUT (DE.STEMS (1));
De.Stems (2) := S (Start_Stem_2 .. Start_Stem_2
+ Max_Stem_Size - 1);
De.Stems (3) := S (Start_Stem_3 .. Start_Stem_3
+ Max_Stem_Size - 1);
De.Stems (4) := S (Start_Stem_4 .. Start_Stem_4
+ Max_Stem_Size - 1);
--PUT ('#'); PUT (INTEGER'IMAGE (L)); PUT (INTEGER'IMAGE (LAST));
--PUT ('@');
Get (S (Start_Part .. Last), De.Part, L);
--PUT ('%'); PUT (INTEGER'IMAGE (L)); PUT (INTEGER'IMAGE (LAST));
--PUT ('&'); PUT (S (L+1 .. LAST)); PUT ('3');
--GET (S (L+1 .. LAST), DE.PART.POFS, DE.KIND, L);
-- FIXME: Why not Translation_Record_IO.Put ?
Get (S (L + 1 .. Last), De.Tran.Age, L);
Get (S (L + 1 .. Last), De.Tran.Area, L);
Get (S (L + 1 .. Last), De.Tran.Geo, L);
Get (S (L + 1 .. Last), De.Tran.Freq, L);
Get (S (L + 1 .. Last), De.Tran.Source, L);
De.Mean := Head (S (L + 2 .. Last), Max_Meaning_Size);
-- Note that this allows initial blanks
-- L+2 skips over the SPACER, required because
-- this is STRING, not ENUM
exception
when others =>
New_Line;
Put_Line ("GET Exception LAST = " & Integer'Image (Last));
Put_Line (S (1 .. Last));
Integer_IO.Put (Line_Number); New_Line;
Put (De); New_Line;
end Form_De;
Line_Number := Line_Number + 1;
if De.Part.Pofs = V and then De.Part.V.Con.Which = 8 then
-- V 8 is a kludge for variant forms of verbs
-- that have regular forms elsewhere
null;
else
-- Extract words
Extract_Words (Add_Hyphenated (Trim (De.Mean)),
De.Part.Pofs, N, Ewa);
-- EWORD_SIZE : constant := 38;
-- AUX_WORD_SIZE : constant := 9;
-- LINE_NUMBER_WIDTH : constant := 10;
--
-- type EWDS_RECORD is
-- record
-- POFS : PART_OF_SPEECH_TYPE := X;
-- W : STRING (1 .. EWORD_SIZE);
-- AUX : STRING (1 .. AUX_WORD_SIZE);
-- N : INTEGER;
-- end record;
for I in 1 .. N loop
if Trim (Ewa (I).W)'Length /= 0 then
Ewr.W := Head (Trim (Ewa (I).W), Eword_Size);
Ewr.Aux := Head ("", Aux_Word_Size);
Ewr.N := Line_Number;
Ewr.Pofs := De.Part.Pofs;
Ewr.Freq := De.Tran.Freq;
Ewr.Semi := Ewa (I).Semi;
Ewr.Kind := Ewa (I).Kind;
Ewr.Rank := 80 - Frequency_Type'Pos (Ewr.Freq) * 10
+ Ewr.Kind + (Ewr.Semi - 1) * (-3);
if Ewr.Freq = Inflections_Package.N then
Ewr.Rank := Ewr.Rank + 25;
end if;
--PUT (EWA (I)); NEW_LINE;
--PUT (EWR); NEW_LINE;
Put (Output, Ewr);
-- SET_COL (OUTPUT, 71);
-- INTEGER_IO.PUT (OUTPUT, I, 2);
New_Line (Output);
if Checking then
-- Now make the CHECK file
Put (Check, Ewr.W);
Set_Col (Check, 25);
declare
Df : constant String :=
Support_Utils.Dictionary_Form (De);
Ii : Integer := 1;
begin
if Df'Length > 0 then
while Df (Ii) /= ' ' and
Df (Ii) /= '.' and
Df (Ii) /= ','
loop
Put (Check, Df (Ii));
Ii := Ii + 1;
exit when Ii = 19;
end loop;
end if;
end;
Set_Col (Check, 44);
Put (Check, Ewr.N, 6);
Put (Check, ' ');
Put (Check, Ewr.Pofs);
Put (Check, ' ');
Put (Check, Ewr.Freq);
Put (Check, ' ');
Put (Check, Ewr.Semi, 5);
Put (Check, ' ');
Put (Check, Ewr.Kind, 5);
Put (Check, ' ');
Put (Check, Ewr.Rank, 5);
Put (Check, ' ');
Put (Check, De.Mean);
New_Line (Check);
end if;
end if;
end loop;
end if; -- If non-blank line
end if;
end loop Over_Lines;
Put_Line ("NUMBER_OF_LINES = " & Integer'Image (Line_Number));
if not Porting then
Close (Output);
if Checking then
Close (Check);
end if;
end if;
exception
when Ada.Text_IO.Data_Error =>
null;
when others =>
Put_Line (S (1 .. Last));
Integer_IO.Put (Line_Number); New_Line;
Close (Output);
if Checking then
Close (Check);
end if;
end Makeewds;
|
------------------------------------------------------------------------------
-- --
-- GNAT ncurses Binding Samples --
-- --
-- Sample.Header_Handler --
-- --
-- S P E C --
-- --
------------------------------------------------------------------------------
-- Copyright 2020 Thomas E. Dickey --
-- Copyright 1998-2002,2003 Free Software Foundation, Inc. --
-- --
-- Permission is hereby granted, free of charge, to any person obtaining a --
-- copy of this software and associated documentation files (the --
-- "Software"), to deal in the Software without restriction, including --
-- without limitation the rights to use, copy, modify, merge, publish, --
-- distribute, distribute with modifications, sublicense, and/or sell --
-- copies of the Software, and to permit persons to whom the Software is --
-- furnished to do so, subject to the following conditions: --
-- --
-- The above copyright notice and this permission notice shall be included --
-- in all copies or substantial portions of the Software. --
-- --
-- THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS --
-- OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF --
-- MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. --
-- IN NO EVENT SHALL THE ABOVE COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, --
-- DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR --
-- OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR --
-- THE USE OR OTHER DEALINGS IN THE SOFTWARE. --
-- --
-- Except as contained in this notice, the name(s) of the above copyright --
-- holders shall not be used in advertising or otherwise to promote the --
-- sale, use or other dealings in this Software without prior written --
-- authorization. --
------------------------------------------------------------------------------
-- Author: Juergen Pfeifer, 1996
-- Version Control
-- $Revision: 1.11 $
-- Binding Version 01.00
------------------------------------------------------------------------------
with Terminal_Interface.Curses; use Terminal_Interface.Curses;
-- This package handles the painting of the header line of the screen.
--
package Sample.Header_Handler is
procedure Init_Header_Handler;
-- Initialize the handler for the headerlines.
procedure Update_Header_Window;
-- Update the information in the header window
end Sample.Header_Handler;
|
package body Ada.Characters.ASCII.Handling is
function Is_Control (Item : Character) return Boolean is
begin
return Item in Character'Val (0) .. Character'Val (16#1f#)
or else Item = Character'Val (16#7f#);
end Is_Control;
function Is_Graphic (Item : Character) return Boolean is
begin
return Item in Character'Val (16#20#) .. Character'Val (16#7e#);
end Is_Graphic;
function Is_Letter (Item : Character) return Boolean is
begin
return Item in 'A' .. 'Z'
or else Item in 'a' .. 'z';
end Is_Letter;
function Is_Lower (Item : Character) return Boolean is
begin
return Item in 'a' .. 'z';
end Is_Lower;
function Is_Upper (Item : Character) return Boolean is
begin
return Item in 'A' .. 'Z';
end Is_Upper;
function Is_Digit (Item : Character) return Boolean is
begin
return Item in '0' .. '9';
end Is_Digit;
function Is_Hexadecimal_Digit (Item : Character) return Boolean is
begin
return Item in '0' .. '9'
or else Item in 'A' .. 'F'
or else Item in 'a' .. 'f';
end Is_Hexadecimal_Digit;
function Is_Alphanumeric (Item : Character) return Boolean is
begin
return Item in '0' .. '9'
or else Item in 'A' .. 'Z'
or else Item in 'a' .. 'z';
end Is_Alphanumeric;
function Is_Special (Item : Character) return Boolean is
begin
return Item in Character'Val (16#20#) .. '/'
or else Item in ':' .. '@'
or else Item in '[' .. '`'
or else Item in '{' .. '~';
end Is_Special;
function To_Lower (Item : Character) return Character is
begin
if Item in 'A' .. 'Z' then
return Character'Val (Character'Pos (Item) + 16#20#);
else
return Item;
end if;
end To_Lower;
function To_Upper (Item : Character) return Character is
begin
if Item in 'a' .. 'z' then
return Character'Val (Character'Pos (Item) - 16#20#);
else
return Item;
end if;
end To_Upper;
function To_Basic (Item : Character) return Character is
begin
return Item;
end To_Basic;
function To_Lower (Item : String) return String is
Length : constant Natural := Item'Length;
begin
return Result : String (1 .. Length) do
for I in 0 .. Length - 1 loop
Result (Result'First + I) := To_Lower (Item (Item'First + I));
end loop;
end return;
end To_Lower;
function To_Upper (Item : String) return String is
Length : constant Natural := Item'Length;
begin
return Result : String (1 .. Length) do
for I in 0 .. Length - 1 loop
Result (Result'First + I) := To_Upper (Item (Item'First + I));
end loop;
end return;
end To_Upper;
end Ada.Characters.ASCII.Handling;
|
-- C83023A.ADA
-- Grant of Unlimited Rights
--
-- Under contracts F33600-87-D-0337, F33600-84-D-0280, MDA903-79-C-0687,
-- F08630-91-C-0015, and DCA100-97-D-0025, the U.S. Government obtained
-- unlimited rights in the software and documentation contained herein.
-- Unlimited rights are defined in DFAR 252.227-7013(a)(19). By making
-- this public release, the Government intends to confer upon all
-- recipients unlimited rights equal to those held by the Government.
-- These rights include rights to use, duplicate, release or disclose the
-- released technical data and computer software in whole or in part, in
-- any manner and for any purpose whatsoever, and to have or permit others
-- to do so.
--
-- DISCLAIMER
--
-- ALL MATERIALS OR INFORMATION HEREIN RELEASED, MADE AVAILABLE OR
-- DISCLOSED ARE AS IS. THE GOVERNMENT MAKES NO EXPRESS OR IMPLIED
-- WARRANTY AS TO ANY MATTER WHATSOEVER, INCLUDING THE CONDITIONS OF THE
-- SOFTWARE, DOCUMENTATION OR OTHER INFORMATION RELEASED, MADE AVAILABLE
-- OR DISCLOSED, OR THE OWNERSHIP, MERCHANTABILITY, OR FITNESS FOR A
-- PARTICULAR PURPOSE OF SAID MATERIAL.
--*
-- OBJECTIVE:
-- CHECK THAT A DECLARATION IN A DECLARATIVE REGION OF A TASK
-- HIDES AN OUTER DECLARATION OF A HOMOGRAPH. ALSO CHECK THAT THE
-- OUTER DECLARATION IS DIRECTLY VISIBLE IN BOTH DECLARATIVE
-- REGIONS BEFORE THE DECLARATION OF THE INNER HOMOGRAPH AND THE
-- OUTER DECLARATION IS VISIBLE BY SELECTION AFTER THE INNER
-- HOMOGRAPH DECLARATION.
-- HISTORY:
-- BCB 08/29/88 CREATED ORIGINAL TEST.
WITH REPORT; USE REPORT;
PROCEDURE C83023A IS
GENERIC
TYPE T IS PRIVATE;
X : T;
FUNCTION GEN_FUN RETURN T;
FUNCTION GEN_FUN RETURN T IS
BEGIN
RETURN X;
END GEN_FUN;
BEGIN
TEST ("C83023A", "CHECK THAT A DECLARATION IN A DECLARATIVE " &
"REGION OF A TASK HIDES AN OUTER " &
"DECLARATION OF A HOMOGRAPH");
ONE:
DECLARE -- DECLARATIVE REGION.
A : INTEGER := IDENT_INT(2);
B : INTEGER := A;
TASK INNER IS
ENTRY HERE (X : IN OUT INTEGER);
END INNER;
TASK BODY INNER IS
C : INTEGER := A;
A : INTEGER := IDENT_INT(3);
BEGIN
ACCEPT HERE (X : IN OUT INTEGER) DO
IF A /= IDENT_INT(3) THEN
FAILED ("INCORRECT VALUE FOR INNER HOMOGRAPH" &
" - 1");
END IF;
IF ONE.A /= IDENT_INT(2) THEN
FAILED ("INCORRECT VALUE FOR OUTER HOMOGRAPH" &
" - 2");
END IF;
IF ONE.B /= IDENT_INT(2) THEN
FAILED ("INCORRECT VALUE FOR OUTER VARIABLE " &
"- 3");
END IF;
IF C /= IDENT_INT(2) THEN
FAILED ("INCORRECT VALUE FOR INNER VARIABLE " &
"- 4");
END IF;
IF X /= IDENT_INT(2) THEN
FAILED ("INCORRECT VALUE PASSED IN - 5");
END IF;
IF EQUAL(1,1) THEN
X := A;
ELSE
X := ONE.A;
END IF;
END HERE;
END INNER;
BEGIN -- ONE
INNER.HERE(A);
IF A /= IDENT_INT(3) THEN
FAILED ("INCORRECT VALUE PASSED OUT - 6");
END IF;
END ONE;
TWO:
DECLARE -- AFTER THE SPECIFICATION OF TASK.
TASK INNER IS
ENTRY HERE (X : IN OUT INTEGER);
END INNER;
A : INTEGER := IDENT_INT(2);
B : INTEGER := A;
TASK BODY INNER IS
C : INTEGER := A;
A : INTEGER := IDENT_INT(3);
BEGIN
ACCEPT HERE (X : IN OUT INTEGER) DO
IF A /= IDENT_INT(3) THEN
FAILED ("INCORRECT VALUE FOR INNER HOMOGRAPH" &
" - 10");
END IF;
IF TWO.A /= IDENT_INT(2) THEN
FAILED ("INCORRECT VALUE FOR OUTER HOMOGRAPH" &
" - 11");
END IF;
IF TWO.B /= IDENT_INT(2) THEN
FAILED ("INCORRECT VALUE FOR OUTER VARIABLE " &
"- 12");
END IF;
IF C /= IDENT_INT(2) THEN
FAILED ("INCORRECT VALUE FOR INNER VARIABLE " &
"- 13");
END IF;
IF X /= IDENT_INT(2) THEN
FAILED ("INCORRECT VALUE PASSED IN - 14");
END IF;
IF EQUAL(1,1) THEN
X := A;
ELSE
NULL;
END IF;
END HERE;
END INNER;
BEGIN -- TWO
INNER.HERE(A);
IF A /= IDENT_INT(3) THEN
FAILED ("INCORRECT VALUE PASSED OUT - 15");
END IF;
END TWO;
THREE:
DECLARE -- OVERLOADING OF FUNCTIONS.
OBJ : INTEGER := 1;
FLO : FLOAT := 5.0;
FUNCTION F IS NEW GEN_FUN (INTEGER, OBJ);
TASK INNER IS
ENTRY HERE (X : IN OUT INTEGER);
END INNER;
FUNCTION F IS NEW GEN_FUN (FLOAT, FLO);
TASK BODY INNER IS
F : FLOAT := 6.25;
BEGIN
ACCEPT HERE (X : IN OUT INTEGER) DO
X := INTEGER(F);
END HERE;
END INNER;
BEGIN
INNER.HERE (OBJ);
IF OBJ /= IDENT_INT(6) THEN
FAILED ("INCORRECT VALUE RETURNED FROM FUNCTION - 20");
END IF;
END THREE;
RESULT;
END C83023A;
|
pragma License (GPL);
------------------------------------------------------------------------------
-- EMAIL: <darkestkhan@gmail.com> --
-- License: GNU GPLv3 or any later as published by Free Software Foundation --
-- (see COPYING file) --
-- --
-- Copyright © 2015 darkestkhan --
------------------------------------------------------------------------------
-- This Program is Free Software: You can redistribute it and/or modify --
-- it under the terms of The GNU General Public License as published by --
-- the Free Software Foundation, either version 3 of the license, or --
-- (at Your option) any later version. --
-- --
-- This Program is distributed in the hope that it will be useful, --
-- but WITHOUT ANY WARRANTY; without even the implied warranty of --
-- MERCHANTABILITY or FITNESS for A PARTICULAR PURPOSE. See the --
-- GNU General Public License for more details. --
-- --
-- You should have received a copy of the GNU General Public License --
-- along with this program. If not, see <http://www.gnu.org/licenses/>. --
------------------------------------------------------------------------------
with Ada.Command_Line;
with CBAP;
procedure CBAP_Register_Error_Test is
---------------------------------------------------------------------------
procedure Cause_Error (Argument: in String) is null;
---------------------------------------------------------------------------
Got_Errors: Natural := 0;
---------------------------------------------------------------------------
begin
begin
CBAP.Register (Cause_Error'Unrestricted_Access, "letsroll=die");
exception
when CBAP.Incorrect_Called_On => Got_Errors := Got_Errors + 1;
end;
begin
CBAP.Register (Cause_Error'Unrestricted_Access, "help");
CBAP.Register (Cause_Error'Unrestricted_Access, "help");
exception
when Constraint_Error => Got_Errors := Got_Errors + 1;
end;
if Got_Errors /= 2 then
Ada.Command_Line.Set_Exit_Status (Ada.Command_Line.Failure);
else
Ada.Command_Line.Set_Exit_Status (Ada.Command_Line.Success);
end if;
end CBAP_Register_Error_Test;
|
------------------------------------------------------------------------------
-- --
-- Matreshka Project --
-- --
-- Web Framework --
-- --
-- Web API Definition --
-- --
------------------------------------------------------------------------------
-- --
-- Copyright © 2016, Vadim Godunko <vgodunko@gmail.com> --
-- All rights reserved. --
-- --
-- Redistribution and use in source and binary forms, with or without --
-- modification, are permitted provided that the following conditions --
-- are met: --
-- --
-- * Redistributions of source code must retain the above copyright --
-- notice, this list of conditions and the following disclaimer. --
-- --
-- * Redistributions in binary form must reproduce the above copyright --
-- notice, this list of conditions and the following disclaimer in the --
-- documentation and/or other materials provided with the distribution. --
-- --
-- * Neither the name of the Vadim Godunko, IE nor the names of its --
-- contributors may be used to endorse or promote products derived from --
-- this software without specific prior written permission. --
-- --
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS --
-- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT --
-- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR --
-- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT --
-- HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED --
-- TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR --
-- PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF --
-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING --
-- NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS --
-- SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. --
-- --
------------------------------------------------------------------------------
-- $Revision$ $Date$
------------------------------------------------------------------------------
package WebAPI.WebGL.Programs is
pragma Preelaborate;
type WebGL_Program is limited interface;
type WebGL_Program_Access is access all WebGL_Program'Class
with Storage_Size => 0;
end WebAPI.WebGL.Programs;
|
-- SPDX-License-Identifier: Apache-2.0
--
-- Copyright (c) 2017 onox <denkpadje@gmail.com>
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
with Ada.Characters.Latin_1;
with Ada.Strings.Fixed;
with Ada.Strings.Maps;
with Ada.Unchecked_Conversion;
with GL.Pixels.Extensions;
package body Orka.KTX is
use Ada.Streams;
type Unsigned_32 is mod 2 ** 32
with Size => 32;
type Four_Bytes_Array is array (Positive range 1 .. 4) of Stream_Element
with Size => 32, Pack;
function Convert_Size is new Ada.Unchecked_Conversion
(Source => Four_Bytes_Array, Target => Unsigned_32);
type Header_Array is array (Positive range 1 .. 13 * 4) of Stream_Element
with Size => 32 * 13, Pack;
type Internal_Header is record
Endianness : Unsigned_32;
Data_Type : Unsigned_32;
Type_Size : Unsigned_32;
Format : Unsigned_32;
Internal_Format : Unsigned_32;
Base_Internal_Format : Unsigned_32;
Width : Unsigned_32;
Height : Unsigned_32;
Depth : Unsigned_32;
Array_Elements : Unsigned_32;
Faces : Unsigned_32;
Mipmap_Levels : Unsigned_32;
Bytes_Key_Value_Data : Unsigned_32;
end record
with Size => 32 * 13, Pack;
Identifier : constant Resources.Byte_Array
:= (16#AB#, 16#4B#, 16#54#, 16#58#, 16#20#, 16#31#,
16#31#, 16#BB#, 16#0D#, 16#0A#, 16#1A#, 16#0A#);
Endianness_Reference : constant := 16#04030201#;
function Valid_Identifier (Bytes : Bytes_Reference) return Boolean is
(Identifier = Bytes (Bytes.Value'First .. Bytes.Value'First + Identifier'Length - 1));
function Get_Header (Bytes : Bytes_Reference) return Header is
function Convert is new Ada.Unchecked_Conversion
(Source => Header_Array, Target => Internal_Header);
function Convert_To_Data_Type is new Ada.Unchecked_Conversion
(Source => Unsigned_32, Target => GL.Pixels.Data_Type);
function Convert_To_Format is new Ada.Unchecked_Conversion
(Source => Unsigned_32, Target => GL.Pixels.Format);
function Convert_To_Internal_Format is new Ada.Unchecked_Conversion
(Source => Unsigned_32, Target => GL.Pixels.Internal_Format);
function Convert_To_Compressed_Format is new Ada.Unchecked_Conversion
(Source => Unsigned_32, Target => GL.Pixels.Compressed_Format);
Offset : constant Stream_Element_Offset := Bytes.Value'First + Identifier'Length;
File_Header : constant Internal_Header := Convert (Header_Array
(Bytes (Offset .. Offset + Header_Array'Length - 1)));
Compressed : constant Boolean := File_Header.Data_Type = 0;
begin
pragma Assert (File_Header.Endianness = Endianness_Reference);
-- Endianness conversion is not supported in the code
if Compressed then
pragma Assert (File_Header.Type_Size in 0 | 1);
-- Compressed textures should have a Type_Size = 1, but some files
-- set this to 0
else
pragma Assert (File_Header.Type_Size in 1 | 2 | 4);
end if;
return Result : Header (Compressed) do
pragma Assert (File_Header.Width > 0);
if File_Header.Depth > 0 then
pragma Assert (File_Header.Height > 0);
end if;
-- Set dimensions of a single texture
Result.Width := GL.Types.Size (File_Header.Width);
Result.Height := GL.Types.Size (File_Header.Height);
Result.Depth := GL.Types.Size (File_Header.Depth);
-- Set texture kind based on faces, array elements, and dimensions
if File_Header.Faces = 6 then
pragma Assert (File_Header.Width = File_Header.Height);
pragma Assert (File_Header.Depth = 0);
if File_Header.Array_Elements > 0 then
Result.Kind := Texture_Cube_Map_Array;
else
Result.Kind := Texture_Cube_Map;
end if;
else
if File_Header.Array_Elements > 0 then
if File_Header.Depth > 0 then
raise Constraint_Error with "OpenGL does not support 3D texture arrays";
elsif File_Header.Height > 0 then
Result.Kind := Texture_2D_Array;
else
Result.Kind := Texture_1D_Array;
end if;
else
if File_Header.Depth > 0 then
Result.Kind := Texture_3D;
elsif File_Header.Height > 0 then
Result.Kind := Texture_2D;
else
Result.Kind := Texture_1D;
end if;
end if;
end if;
Result.Array_Elements := GL.Types.Size (File_Header.Array_Elements);
Result.Mipmap_Levels := GL.Types.Size (File_Header.Mipmap_Levels);
-- If mipmap levels is 0, then client should generate full
-- mipmap pyramid
Result.Bytes_Key_Value := GL.Types.Size (File_Header.Bytes_Key_Value_Data);
if Compressed then
pragma Assert (File_Header.Format = 0);
pragma Assert (File_Header.Type_Size in 0 | 1);
pragma Assert (File_Header.Mipmap_Levels > 0);
-- Format / Internal format
begin
Result.Compressed_Format
:= Convert_To_Compressed_Format (File_Header.Internal_Format);
exception
when Constraint_Error =>
raise Invalid_Enum_Error with
"invalid internal format (" & File_Header.Internal_Format'Image & ")";
end;
else
-- Data type
begin
Result.Data_Type := Convert_To_Data_Type (File_Header.Data_Type);
exception
when Constraint_Error =>
raise Invalid_Enum_Error with
"invalid data type (" & File_Header.Data_Type'Image & ")";
end;
-- Format
begin
Result.Format := Convert_To_Format (File_Header.Format);
exception
when Constraint_Error =>
raise Invalid_Enum_Error with
"invalid format (" & File_Header.Format'Image & ")";
end;
-- Internal format
begin
Result.Internal_Format
:= Convert_To_Internal_Format (File_Header.Internal_Format);
exception
when Constraint_Error =>
raise Invalid_Enum_Error with
"invalid internal format (" & File_Header.Internal_Format'Image & ")";
end;
end if;
end return;
end Get_Header;
function Get_Key_Value_Map
(Bytes : Bytes_Reference;
Length : GL.Types.Size) return KTX.String_Maps.Map
is
Result : KTX.String_Maps.Map;
Non_Header_Index : constant Stream_Element_Offset := Get_Data_Offset (Bytes, 0);
Data_Index : constant Stream_Element_Offset
:= Non_Header_Index + Stream_Element_Offset (Length);
pragma Assert (Data_Index <= Bytes.Value'Last);
Bytes_Remaining : Natural := Natural (Length);
Pair_Index : Stream_Element_Offset := Non_Header_Index;
begin
while Bytes_Remaining > 0 loop
declare
Key_Value_Size : constant Natural := Get_Length (Bytes, Pair_Index);
Padding_Size : constant Natural := 3 - ((Key_Value_Size + 3) mod 4);
Pair_Size : constant Natural := 4 + Key_Value_Size + Padding_Size;
pragma Assert (Pair_Size <= Bytes_Remaining);
type Key_Value_Array is array (Positive range 1 .. Key_Value_Size) of Stream_Element
with Pack;
type Character_Array is array (Positive range 1 .. Key_Value_Size) of Character
with Pack;
function Convert_Pair is new Ada.Unchecked_Conversion
(Source => Key_Value_Array, Target => Character_Array);
Key_Value_Pair : constant Key_Value_Array := Key_Value_Array (Bytes
(Pair_Index + 4 .. Pair_Index + 4 + Stream_Element_Offset (Key_Value_Size) - 1));
Key_Value : constant String := String (Convert_Pair (Key_Value_Pair));
Position_NUL : constant Natural := Ada.Strings.Fixed.Index
(Key_Value, Ada.Strings.Maps.To_Set (Ada.Characters.Latin_1.NUL));
pragma Assert (Position_NUL > 0);
begin
-- Extract key and value here
declare
Key : constant String := Key_Value (1 .. Position_NUL - 1);
Value : constant String := Key_Value (Position_NUL + 1 .. Key_Value'Last);
begin
Result.Insert (Key, Value);
end;
Bytes_Remaining := Bytes_Remaining - Pair_Size;
Pair_Index := Pair_Index + Stream_Element_Offset (Pair_Size);
end;
end loop;
pragma Assert (Pair_Index = Data_Index);
return Result;
end Get_Key_Value_Map;
function Get_Length
(Bytes : Bytes_Reference;
Offset : Stream_Element_Offset) return Natural
is
Size_Bytes : constant Four_Bytes_Array := Four_Bytes_Array
(Bytes (Offset .. Offset + 4 - 1));
begin
return Natural (Convert_Size (Size_Bytes));
end Get_Length;
function Get_Data_Offset
(Bytes : Bytes_Reference;
Bytes_Key_Value : GL.Types.Size) return Stream_Element_Offset
is (Bytes.Value'First + Identifier'Length + Header_Array'Length
+ Stream_Element_Offset (Bytes_Key_Value));
function Create_KTX_Bytes
(KTX_Header : Header;
Get_Data : not null access function (Level : GL.Objects.Textures.Mipmap_Level)
return Resources.Byte_Array_Pointers.Pointer)
return Resources.Byte_Array_Pointers.Pointer
is
function Convert is new Ada.Unchecked_Conversion
(Source => Internal_Header, Target => Header_Array);
function Convert is new Ada.Unchecked_Conversion
(Source => Unsigned_32, Target => Four_Bytes_Array);
function Convert is new Ada.Unchecked_Conversion
(Source => GL.Pixels.Data_Type, Target => Unsigned_32);
function Convert is new Ada.Unchecked_Conversion
(Source => GL.Pixels.Format, Target => Unsigned_32);
function Convert is new Ada.Unchecked_Conversion
(Source => GL.Pixels.Internal_Format, Target => Unsigned_32);
function Convert is new Ada.Unchecked_Conversion
(Source => GL.Pixels.Compressed_Format, Target => Unsigned_32);
package PE renames GL.Pixels.Extensions;
Compressed : Boolean renames KTX_Header.Compressed;
Type_Size : constant GL.Types.Size
:= (if Compressed then 1 else PE.Bytes (KTX_Header.Data_Type));
Faces : constant Unsigned_32
:= (if KTX_Header.Kind in Texture_Cube_Map | Texture_Cube_Map_Array then 6 else 1);
File_Header : constant Internal_Header
:= (Endianness => Endianness_Reference,
Data_Type => (if Compressed then 0 else Convert (KTX_Header.Data_Type)),
Type_Size => Unsigned_32 (if Compressed then 1 else Type_Size),
Format => (if Compressed then 0 else Convert (KTX_Header.Format)),
Internal_Format =>
(if Compressed then
Convert (KTX_Header.Compressed_Format)
else
Convert (KTX_Header.Internal_Format)),
Base_Internal_Format =>
(if Compressed then
Convert (KTX_Header.Compressed_Format)
else
Convert (KTX_Header.Format)),
Width => Unsigned_32 (KTX_Header.Width),
Height => Unsigned_32 (KTX_Header.Height),
Depth => Unsigned_32 (if Faces = 6 then 0 else KTX_Header.Depth),
Array_Elements => Unsigned_32 (KTX_Header.Array_Elements),
Faces => Faces,
Mipmap_Levels => Unsigned_32 (KTX_Header.Mipmap_Levels),
Bytes_Key_Value_Data => 0);
-- TODO Support key value map?
Pointer : Resources.Byte_Array_Pointers.Pointer;
--------------------------------------------------------------------------
Data : array (0 .. KTX_Header.Mipmap_Levels - 1) of Resources.Byte_Array_Pointers.Pointer;
Total_Size : Stream_Element_Offset := 0;
begin
for Level in Data'Range loop
Data (Level) := Get_Data (Level);
Total_Size := Total_Size + Data (Level).Get.Value'Length;
end loop;
Total_Size := Total_Size + 4 * Data'Length;
pragma Assert (if not Compressed then
(for all Pointer of Data => Pointer.Get.Value'Length mod 4 = 0));
-- Data must be a multiple of 4 bytes because of the requirement
-- of GL.Pixels.Unpack_Alignment = Words (= 4)
-- Note: assertion is not precise because length of a row might
-- not be a multiple of 4 bytes
-- Note: Cube padding and mipmap padding can be assumed to be 0
declare
Result : constant not null Resources.Byte_Array_Access := new Resources.Byte_Array
(1 .. Identifier'Length + Header_Array'Length + Total_Size);
Header_Offset : constant Stream_Element_Offset := Result'First + Identifier'Length;
Size_Offset : Stream_Element_Offset := Header_Offset + Header_Array'Length;
begin
Result (Result'First .. Header_Offset - 1) := Identifier;
Result (Header_Offset .. Size_Offset - 1) := Stream_Element_Array (Convert (File_Header));
for Level_Data of Data loop
declare
Image_Size : constant Unsigned_32
:= (if KTX_Header.Kind = Texture_Cube_Map then
Level_Data.Get.Value'Length / 6
else
Level_Data.Get.Value'Length);
Data_Offset : constant Stream_Element_Offset := Size_Offset + 4;
Next_Offset : constant Stream_Element_Offset
:= Data_Offset + Level_Data.Get.Value'Length;
begin
Result (Size_Offset .. Data_Offset - 1)
:= Stream_Element_Array (Convert (Image_Size));
Result (Data_Offset .. Next_Offset - 1)
:= Level_Data.Get;
Size_Offset := Next_Offset;
end;
end loop;
Pointer.Set (Result);
return Pointer;
end;
end Create_KTX_Bytes;
end Orka.KTX;
|
with Ada.Text_IO; use Ada.Text_IO;
with Ada.Text_IO.Text_Streams; use Ada.Text_IO.Text_Streams;
with Editor_Package; use Editor_Package;
package body Utilities_Package is
function Read_File (Name : Unbounded_String; V : View) return Boolean is
Input : File_Type;
BFFR : Character;
begin
Open (File => Input, Mode => In_File, Name => To_String (Name));
loop
BFFR := Character'Input (Stream (Input));
Put (BFFR);
exit when End_Of_File;
end loop;
Close (Input);
return True;
exception
when End_Error =>
if Is_Open (Input) then
Close (Input);
end if;
return False;
when Name_Error =>
Put_Line ("No such file");
return False;
end Read_File;
end Utilities_Package;
|
-- Copyright 2015-2020 Free Software Foundation, Inc.
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
package Aux_Pck is
procedure Ambiguous_Func;
procedure Ambiguous_Proc;
end Aux_Pck;
|
-- Institution: Technische Universität München
-- Department: Realtime Computer Systems (RCS)
-- Project: StratoX
-- Module: Helper
--
-- Authors: Emanuel Regnath (emanuel.regnath@tum.de)
--
-- Description: Helper functions
--
-- ToDo:
-- [ ] Implementation
package Helper with SPARK_Mode is
generic
type Numeric_Type is range <>;
function addWrap(x : Numeric_Type;
inc : Numeric_Type) return Numeric_Type;
-- function deltaWrap(
-- low : Integer;
-- high : Integer)
-- return Integer
-- is ( if low < high then (high - low)
-- else (high'Last - low) + (high - low'First) );
-- to polar
procedure delay_ms (ms : Natural);
-- Saturate a Float value within a given range.
function Saturate
(Value : Float;
Min_Value : Float;
Max_Value : Float) return Float is
(if Value < Min_Value then
Min_Value
elsif Value > Max_Value then
Max_Value
else
Value);
pragma Inline (Saturate);
subtype Sign_Type is Float range -1.0 .. 1.0;
function sgn( x : Float ) return Sign_Type is
( if x = 0.0 then 0.0 elsif x > 0.0 then 1.0 else -1.0 );
end Helper;
|
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.