Dataset Viewer
Auto-converted to Parquet Duplicate
text
stringlengths
10
10
lb1k_00200
lb1k_00201
lb1k_00202
lb1k_00203
lb1k_00204
lb1k_00205
lb1k_00206
lb1k_00207
lb1k_00208
lb1k_00209
lb1k_00210
lb1k_00211
lb1k_00212
lb1k_00213
lb1k_00214
lb1k_00215
lb1k_00216
lb1k_00217
lb1k_00218
lb1k_00219
lb1k_00220
lb1k_00221
lb1k_00222
lb1k_00223
lb1k_00224
lb1k_00225
lb1k_00226
lb1k_00227
lb1k_00228
lb1k_00229
lb1k_00230
lb1k_00231
lb1k_00232
lb1k_00233
lb1k_00234
lb1k_00235
lb1k_00236
lb1k_00237
lb1k_00238
lb1k_00239
lb1k_00240
lb1k_00241
lb1k_00242
lb1k_00243
lb1k_00244
lb1k_00245
lb1k_00246
lb1k_00247
lb1k_00248
lb1k_00249
lb1k_00250
lb1k_00251
lb1k_00252
lb1k_00253
lb1k_00254
lb1k_00255
lb1k_00256
lb1k_00257
lb1k_00258
lb1k_00259
lb1k_00260
lb1k_00261
lb1k_00262
lb1k_00263
lb1k_00264
lb1k_00265
lb1k_00266
lb1k_00267
lb1k_00268
lb1k_00269
lb1k_00270
lb1k_00271
lb1k_00272
lb1k_00273
lb1k_00274
lb1k_00275
lb1k_00276
lb1k_00277
lb1k_00278
lb1k_00279
lb1k_00280
lb1k_00281
lb1k_00282
lb1k_00283
lb1k_00284
lb1k_00285
lb1k_00286
lb1k_00287
lb1k_00288
lb1k_00289
lb1k_00290
lb1k_00291
lb1k_00292
lb1k_00293
lb1k_00294
lb1k_00295
lb1k_00296
lb1k_00297
lb1k_00298
lb1k_00299
End of preview. Expand in Data Studio

LogicBench-1K

Digital logic circuit diagrams with topology-level ground-truth graph annotations.

Official repository: github.com/tkcl-research/LogicBench1k

Paper

Stroke-Level Connectivity Verification: Grounding Vision-Language Models Against Topology Hallucination in Diagram Understanding
Abdullah Ibne Hanif Arean, Niamul Hassan Samin, Md Arifur Rahman, Renu Akter Suity, Juena Ahmed Noshin, and Md Ashikur Rahman
International Conference on Document Analysis and Recognition (ICDAR), 2026

Dataset summary

Property Value
Samples 1,000
Image format JPEG, 512x512 px
Annotation format JSON (directed graph per image)
Train / Val / Test 700 / 100 / 200
Gate vocabulary AND, OR, NOT, NAND, NOR, XOR, XNOR
Total gates / edges 6,174 / 6,423

Dataset structure

LogicBench-1K/
β”œβ”€β”€ images/
β”œβ”€β”€ annotations/
β”‚   └── splits/
β”œβ”€β”€ metadata/
└── schema/

Splits

Split File Count Sample ID range
Test annotations/splits/test.txt 200 lb1k_00000-lb1k_00199
Train annotations/splits/train.txt 700 lb1k_00200-lb1k_00899
Validation annotations/splits/val.txt 100 lb1k_00900-lb1k_00999

Load a sample

import json
from huggingface_hub import hf_hub_download

sample_id = "lb1k_00042"
ann_path = hf_hub_download("TKCL-HF/LogicBench-1K", f"annotations/{sample_id}.json", repo_type="dataset")
img_path = hf_hub_download("TKCL-HF/LogicBench-1K", f"images/{sample_id}.jpg", repo_type="dataset")

with open(ann_path) as f:
    graph = json.load(f)

Citation

If you use LogicBench-1K, please cite:

Stroke-Level Connectivity Verification: Grounding Vision-Language Models Against Topology Hallucination in Diagram Understanding
Abdullah Ibne Hanif Arean, Niamul Hassan Samin, Md Arifur Rahman, Renu Akter Suity, Juena Ahmed Noshin, and Md Ashikur Rahman
International Conference on Document Analysis and Recognition (ICDAR), 2026

@inproceedings{arean2026slcv,
  author    = {{Abdullah Ibne Hanif Arean} and {Niamul Hassan Samin} and {Md Arifur Rahman} and {Renu Akter Suity} and {Juena Ahmed Noshin} and {Md Ashikur Rahman}},
  title     = {Stroke-Level Connectivity Verification: Grounding Vision-Language Models Against Topology Hallucination in Diagram Understanding},
  booktitle = {International Conference on Document Analysis and Recognition (ICDAR)},
  year      = {2026}
}

License

Creative Commons Attribution 4.0 International (CC BY 4.0)

Downloads last month
17