type
stringclasses
5 values
content
stringlengths
9
163k
functions
else if(MsgType == MQTTSN_MSGTYP_SUBSCRIBE) { // Make Subscribe message pMessage->mq.subscribe.Flags = Flags; pMessage->mq.subscribe.MsgId[0] = MessageId>>8; pMessage->mq.subscribe.MsgId[1] = MessageId & 0xFF; pMessage->mq.subscribe.Topic[0] = '#'; Length = (MQTTSN_SI...
includes
#include <corecrypto/ccrsa_priv.h>
functions
int ccrsa_sign_oaep(ccrsa_full_ctx_t key, const struct ccdigest_info* di, struct ccrng_state *rng, size_t digest_len, const uint8_t *digest, size_t *sig_len, uint8_t *sig) { size_t m_size = ccn_write_uint_size(ccrsa_ctx_n(key), ccrsa_ctx_m(key)); cc_si...
includes
#include <gpac/isomedia.h>
functions
void recompute_bitrate_mp4( GF_ISOFile *p_file, int i_track ) { u32 i, count, di, timescale, time_wnd, rate; u64 offset; Double br; GF_ESD *esd; esd = gf_isom_get_esd( p_file, i_track, 1 ); if( !esd ) return; esd->decoderConfig->avgBitrate = 0; esd->decoderConfig->maxBitrate = ...
functions
int close_file( hnd_t handle ) { mp4_hnd_t *p_mp4 = handle; if( !p_mp4 ) return 0; if( p_mp4->p_config ) gf_odf_avc_cfg_del( p_mp4->p_config ); if( p_mp4->p_sample ) { if( p_mp4->p_sample->data ) free( p_mp4->p_sample->data ); gf_isom_sample_del( &p_mp...
functions
int open_file( char *psz_filename, hnd_t *p_handle ) { mp4_hnd_t *p_mp4; *p_handle = NULL; FILE *fh = fopen( psz_filename, "w" ); if( !fh ) return -1; else if( !x264_is_regular_file( fh ) ) { fprintf( stderr, "mp4 [error]: MP4 output is incompatible with non-regular file `%s'\n"...
functions
int set_param( hnd_t handle, x264_param_t *p_param ) { mp4_hnd_t *p_mp4 = handle; p_mp4->i_track = gf_isom_new_track( p_mp4->p_file, 0, GF_ISOM_MEDIA_VISUAL, p_param->i_fps_num ); p_mp4->p_config = gf_odf_avc_cfg_new(); gf_isom_avc_config_new( p_mp4->p_file, p_m...
functions
int write_nalu( hnd_t handle, uint8_t *p_nalu, int i_size ) { mp4_hnd_t *p_mp4 = handle; GF_AVCConfigSlot *p_slot; uint8_t type = p_nalu[4] & 0x1f; int psize; switch( type ) { // sps case 0x07: if( !p_mp4->b_sps ) { p_mp4->p_config->config...
functions
int set_eop( hnd_t handle, x264_picture_t *p_picture ) { mp4_hnd_t *p_mp4 = handle; uint64_t dts = (uint64_t)p_mp4->i_numframe * p_mp4->i_time_inc; uint64_t pts = (uint64_t)p_picture->i_pts; int32_t offset = p_mp4->i_init_delay + pts - dts; p_mp4->p_sample->IsRAP = p_picture->i_type == X264_TYPE_ID...
includes
#include <sys/cdefs.h>
includes
#include <sys/param.h>
includes
#include <sys/systm.h>
includes
#include <sys/conf.h>
includes
#include <sys/kernel.h>
includes
#include <sys/module.h>
includes
#include <sys/sysctl.h>
includes
#include <sys/lock.h>
includes
#include <sys/mutex.h>
includes
#include <sys/resource.h>
includes
#include <sys/rman.h>
includes
#include <sys/uio.h>
includes
#include <machine/bus.h>
includes
#include <machine/resource.h>
includes
#include <machine/stdarg.h>
includes
#include <dev/fdt/fdt_common.h>
includes
#include <dev/ofw/ofw_bus.h>
includes
#include <dev/ofw/ofw_bus_subr.h>
includes
#include <arm/xilinx/zy7_slcr.h>
defines
#define DEVCFG_SC_LOCK(sc) mtx_lock(&(sc)->sc_mtx)
defines
#define DEVCFG_SC_UNLOCK(sc) mtx_unlock(&(sc)->sc_mtx)
defines
#define DEVCFG_SC_LOCK_INIT(sc) \
defines
#define DEVCFG_SC_LOCK_DESTROY(sc) mtx_destroy(&(sc)->sc_mtx);
defines
#define DEVCFG_SC_ASSERT_LOCKED(sc) mtx_assert(&(sc)->sc_mtx, MA_OWNED);
defines
#define RD4(sc, off) (bus_read_4((sc)->mem_res, (off)))
defines
#define WR4(sc, off, val) (bus_write_4((sc)->mem_res, (off), (val)))
defines
#define ZY7_DEVCFG_CTRL 0x0000
defines
#define ZY7_DEVCFG_CTRL_FORCE_RST (1<<31)
defines
#define ZY7_DEVCFG_CTRL_PCFG_PROG_B (1<<30)
defines
#define ZY7_DEVCFG_CTRL_PCFG_POR_CNT_4K (1<<29)
defines
#define ZY7_DEVCFG_CTRL_PCAP_PR (1<<27)
defines
#define ZY7_DEVCFG_CTRL_PCAP_MODE (1<<26)
defines
#define ZY7_DEVCFG_CTRL_QTR_PCAP_RATE_EN (1<<25)
defines
#define ZY7_DEVCFG_CTRL_MULTIBOOT_EN (1<<24)
defines
#define ZY7_DEVCFG_CTRL_JTAG_CHAIN_DIS (1<<23)
defines
#define ZY7_DEVCFG_CTRL_USER_MODE (1<<15)
defines
#define ZY7_DEVCFG_CTRL_RESVD_WR11 (3<<13) /* always write 11 */
defines
#define ZY7_DEVCFG_CTRL_PCFG_AES_FUSE (1<<12)
defines
#define ZY7_DEVCFG_CTRL_PCFG_AES_EN_MASK (7<<9) /* all 1's or 0's */
defines
#define ZY7_DEVCFG_CTRL_SEU_EN (1<<8)
defines
#define ZY7_DEVCFG_CTRL_SEC_EN (1<<7)
defines
#define ZY7_DEVCFG_CTRL_SPNIDEN (1<<6)
defines
#define ZY7_DEVCFG_CTRL_SPIDEN (1<<5)
defines
#define ZY7_DEVCFG_CTRL_NIDEN (1<<4)
defines
#define ZY7_DEVCFG_CTRL_DBGEN (1<<3)
defines
#define ZY7_DEVCFG_CTRL_DAP_EN_MASK (7<<0) /* all 1's to enable */
defines
#define ZY7_DEVCFG_LOCK 0x004
defines
#define ZY7_DEVCFG_LOCK_AES_FUSE_LOCK (1<<4)
defines
#define ZY7_DEVCFG_LOCK_AES_EN (1<<3)
defines
#define ZY7_DEVCFG_LOCK_SEU_LOCK (1<<2)
defines
#define ZY7_DEVCFG_LOCK_SEC_LOCK (1<<1)
defines
#define ZY7_DEVCFG_LOCK_DBG_LOCK (1<<0)
defines
#define ZY7_DEVCFG_CFG 0x008
defines
#define ZY7_DEVCFG_CFG_RFIFO_TH_MASK (3<<10)
defines
#define ZY7_DEVCFG_CFG_WFIFO_TH_MASK (3<<8)
defines
#define ZY7_DEVCFG_CFG_RCLK_EDGE (1<<7)
defines
#define ZY7_DEVCFG_CFG_WCLK_EDGE (1<<6)
defines
#define ZY7_DEVCFG_CFG_DIS_SRC_INC (1<<5)
defines
#define ZY7_DEVCFG_CFG_DIS_DST_INC (1<<4)
defines
#define ZY7_DEVCFG_INT_STATUS 0x00C
defines
#define ZY7_DEVCFG_INT_MASK 0x010
defines
#define ZY7_DEVCFG_INT_PSS_GTS_USR_B (1<<31)
defines
#define ZY7_DEVCFG_INT_PSS_FST_CFG_B (1<<30)
defines
#define ZY7_DEVCFG_INT_PSS_GPWRDWN_B (1<<29)
defines
#define ZY7_DEVCFG_INT_PSS_GTS_CFG_B (1<<28)
defines
#define ZY7_DEVCFG_INT_CFG_RESET_B (1<<27)
defines
#define ZY7_DEVCFG_INT_AXI_WTO (1<<23) /* axi write timeout */
defines
#define ZY7_DEVCFG_INT_AXI_WERR (1<<22) /* axi write err */
defines
#define ZY7_DEVCFG_INT_AXI_RTO (1<<21) /* axi read timeout */
defines
#define ZY7_DEVCFG_INT_AXI_RERR (1<<20) /* axi read err */
defines
#define ZY7_DEVCFG_INT_RX_FIFO_OV (1<<18) /* rx fifo overflow */
defines
#define ZY7_DEVCFG_INT_WR_FIFO_LVL (1<<17) /* wr fifo < level */
defines
#define ZY7_DEVCFG_INT_RD_FIFO_LVL (1<<16) /* rd fifo >= level */
defines
#define ZY7_DEVCFG_INT_DMA_CMD_ERR (1<<15)
defines
#define ZY7_DEVCFG_INT_DMA_Q_OV (1<<14)
defines
#define ZY7_DEVCFG_INT_DMA_DONE (1<<13)
defines
#define ZY7_DEVCFG_INT_DMA_PCAP_DONE (1<<12)
defines
#define ZY7_DEVCFG_INT_P2D_LEN_ERR (1<<11)
defines
#define ZY7_DEVCFG_INT_PCFG_HMAC_ERR (1<<6)
defines
#define ZY7_DEVCFG_INT_PCFG_SEU_ERR (1<<5)
defines
#define ZY7_DEVCFG_INT_PCFG_POR_B (1<<4)
defines
#define ZY7_DEVCFG_INT_PCFG_CFG_RST (1<<3)
defines
#define ZY7_DEVCFG_INT_PCFG_DONE (1<<2)
defines
#define ZY7_DEVCFG_INT_PCFG_INIT_PE (1<<1)
defines
#define ZY7_DEVCFG_INT_PCFG_INIT_NE (1<<0)
defines
#define ZY7_DEVCFG_INT_ERRORS 0x00f0f860
defines
#define ZY7_DEVCFG_INT_ALL 0xf8f7f87f
defines
#define ZY7_DEVCFG_STATUS 0x014
defines
#define ZY7_DEVCFG_STATUS_DMA_CMD_Q_F (1<<31) /* cmd queue full */
defines
#define ZY7_DEVCFG_STATUS_DMA_CMD_Q_E (1<<30) /* cmd queue empty */