File size: 3,246 Bytes
78c261f | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 | [
{
"file_path": "Source Code/ALU/alu_tb.v",
"tb_type": "verilog",
"simulator": "icarus",
"makefile_path": null,
"top_module": "alu",
"rtl_files": [
"Source Code/ALU/alu.v"
]
},
{
"file_path": "Source Code/ControlUnits/main_control_tb.v",
"tb_type": "verilog",
"simulator": "icarus",
"makefile_path": null,
"top_module": "control_unit",
"rtl_files": [
"Source Code/ControlUnits/main_control.v"
]
},
{
"file_path": "Source Code/ControlUnits/pc_control_tb.v",
"tb_type": "verilog",
"simulator": "icarus",
"makefile_path": null,
"top_module": "pc_control",
"rtl_files": [
"Source Code/ControlUnits/pc_control.v"
]
},
{
"file_path": "Source Code/ControlUnits/stack_control_tb.v",
"tb_type": "verilog",
"simulator": "icarus",
"makefile_path": null,
"top_module": "stack_control",
"rtl_files": [
"Source Code/ControlUnits/stack_control.v"
]
},
{
"file_path": "Source Code/DataPath/TB.v",
"tb_type": "verilog",
"simulator": "icarus",
"makefile_path": null,
"top_module": "MCRP",
"rtl_files": [
"Source Code/DataPath/MCRP.v",
"Source Code/ALU/alu.v",
"Source Code/ControlUnits/main_control.v",
"Source Code/ControlUnits/pc_control.v",
"Source Code/ControlUnits/stack_control.v",
"Source Code/Memory/memory.v",
"Source Code/extenders/immediate_extender.v",
"Source Code/extenders/shift_extender.v",
"Source Code/extenders/offset_extednder.v",
"Source Code/instruction_memory/instruction_memory.v",
"Source Code/registers/register_file.v",
"Source Code/stack/stack_memory.v"
]
},
{
"file_path": "Source Code/Memory/memory_tb.v",
"tb_type": "verilog",
"simulator": "icarus",
"makefile_path": null,
"top_module": "memory",
"rtl_files": [
"Source Code/Memory/memory.v"
]
},
{
"file_path": "Source Code/Memory/memory_tb2.v",
"tb_type": "verilog",
"simulator": "icarus",
"makefile_path": null,
"top_module": "memory",
"rtl_files": [
"Source Code/Memory/memory.v"
]
},
{
"file_path": "Source Code/extenders/immediate_extender_tb.v",
"tb_type": "verilog",
"simulator": "icarus",
"makefile_path": null,
"top_module": "immediate_extender",
"rtl_files": [
"Source Code/extenders/immediate_extender.v"
]
},
{
"file_path": "Source Code/instruction_memory/instruction_memory_tb.v",
"tb_type": "verilog",
"simulator": "icarus",
"makefile_path": null,
"top_module": "instruction_memory",
"rtl_files": [
"Source Code/instruction_memory/instruction_memory.v"
]
},
{
"file_path": "Source Code/registers/register_file_tb.v",
"tb_type": "verilog",
"simulator": "icarus",
"makefile_path": null,
"top_module": "register_file",
"rtl_files": [
"Source Code/registers/register_file.v"
]
},
{
"file_path": "Source Code/stack/stack_memory_tb.v",
"tb_type": "verilog",
"simulator": "icarus",
"makefile_path": null,
"top_module": "stack_memory",
"rtl_files": [
"Source Code/stack/stack_memory.v"
]
}
] |