ayushc13_32-bit-RISC-processor-using-HDL-Verilog/sim_script_map.json

{
  "mips32_tb1.v": "mips32_sim.sh",
  "mips32_tb2.v": "mips32_sim.sh"
}