AveryWong03's picture
Add files using upload-large-folder tool
7b16bdc verified
{"tb_file_path": "Doubly_Linked_List/tb/sv/tb.sv", "simulator": "iverilog", "top_module": "doubly_linked_list", "work_subdir": null, "requires_submodules": false, "compile": {"args": ["-g2012"], "sources": ["Doubly_Linked_List/src/doubly_linked_list.sv", "Doubly_Linked_List/tb/sv/tb.sv"]}, "run": {"args": ["-fst", "+VCDFILE=Doubly_Linked_List/tb/sv/dump.fst", "+VCDLEVEL=0"]}, "waveform": "Doubly_Linked_List/tb/sv/dump.fst"}
{"tb_file_path": "Dual_Edge_FF/tb/sv/tb.sv", "simulator": "iverilog", "top_module": "dual_edge_ff", "work_subdir": null, "requires_submodules": false, "compile": {"args": ["-g2012"], "sources": ["Dual_Edge_FF/src/dual_edge_ff.sv", "Dual_Edge_FF/tb/sv/tb.sv"]}, "run": {"args": ["-fst", "+VCDFILE=Dual_Edge_FF/tb/sv/dump.fst", "+VCDLEVEL=0"]}, "waveform": "Dual_Edge_FF/tb/sv/dump.fst"}
{"tb_file_path": "FIFO/tb/sv/tb.sv", "simulator": "iverilog", "top_module": "fifo", "work_subdir": null, "requires_submodules": false, "compile": {"args": ["-g2012"], "sources": ["FIFO/src/fifo.sv", "FIFO/tb/sv/tb.sv"]}, "run": {"args": ["-fst", "+VCDFILE=FIFO/tb/sv/dump.fst", "+VCDLEVEL=0"]}, "waveform": "FIFO/tb/sv/dump.fst"}
{"tb_file_path": "Hash_Table/tb/sv/tb.sv", "simulator": "iverilog", "top_module": "hash_table", "work_subdir": null, "requires_submodules": false, "compile": {"args": ["-g2012"], "sources": ["Hash_Table/src/hash_table.sv", "Hash_Table/tb/sv/tb.sv"]}, "run": {"args": ["-fst", "+VCDFILE=Hash_Table/tb/sv/dump.fst", "+VCDLEVEL=0"]}, "waveform": "Hash_Table/tb/sv/dump.fst"}
{"tb_file_path": "LIFO/tb/sv/tb.sv", "simulator": "iverilog", "top_module": "lifo", "work_subdir": null, "requires_submodules": false, "compile": {"args": ["-g2012"], "sources": ["LIFO/src/lifo.sv", "LIFO/tb/sv/tb.sv"]}, "run": {"args": ["-fst", "+VCDFILE=LIFO/tb/sv/dump.fst", "+VCDLEVEL=0"]}, "waveform": "LIFO/tb/sv/dump.fst"}
{"tb_file_path": "List/tb/sv/tb.sv", "simulator": "iverilog", "top_module": "list", "work_subdir": null, "requires_submodules": false, "compile": {"args": ["-g2012"], "sources": ["List/src/list.sv", "List/src/sorter.sv", "List/src/adder.sv", "List/tb/sv/tb.sv"]}, "run": {"args": ["-fst", "+VCDFILE=List/tb/sv/dump.fst", "+VCDLEVEL=0"]}, "waveform": "List/tb/sv/dump.fst"}
{"tb_file_path": "Singly_Linked_List/tb/sv/tb.sv", "simulator": "iverilog", "top_module": "singly_linked_list", "work_subdir": null, "requires_submodules": false, "compile": {"args": ["-g2012"], "sources": ["Singly_Linked_List/src/singly_linked_list.sv", "Singly_Linked_List/tb/sv/tb.sv"]}, "run": {"args": ["-fst", "+VCDFILE=Singly_Linked_List/tb/sv/dump.fst", "+VCDLEVEL=0"]}, "waveform": "Singly_Linked_List/tb/sv/dump.fst"}