Add files using upload-large-folder tool
Browse files- completed.json +1543 -106
completed.json
CHANGED
|
@@ -1,6 +1,6 @@
|
|
| 1 |
{
|
| 2 |
"version": 2,
|
| 3 |
-
"generated_at": "2026-03-
|
| 4 |
"entries": {
|
| 5 |
"0thbit_CRC_parallel/crc__CRC/operator_typo": {
|
| 6 |
"status": "sim_ok",
|
|
@@ -167,7 +167,7 @@
|
|
| 167 |
"examples_count": 0
|
| 168 |
},
|
| 169 |
"apfaudio_eurorack-pmod/transpose__delayline/signal_typo": {
|
| 170 |
-
"status": "
|
| 171 |
"examples_count": 0
|
| 172 |
},
|
| 173 |
"apfaudio_eurorack-pmod/transpose__delayline/wrong_bitwidth": {
|
|
@@ -179,7 +179,7 @@
|
|
| 179 |
"examples_count": 0
|
| 180 |
},
|
| 181 |
"apfaudio_eurorack-pmod/transpose__transpose/signal_typo": {
|
| 182 |
-
"status": "
|
| 183 |
"examples_count": 0
|
| 184 |
},
|
| 185 |
"apfaudio_eurorack-pmod/transpose__transpose/unconnected_port": {
|
|
@@ -733,109 +733,1546 @@
|
|
| 733 |
"thedatabusdotio_fpga-ml-accelerator/acclerator__variable_shift_reg/wrong_bitwidth": {
|
| 734 |
"status": "sim_ok",
|
| 735 |
"examples_count": 0
|
| 736 |
-
}
|
| 737 |
-
|
| 738 |
-
|
| 739 |
-
|
| 740 |
-
|
| 741 |
-
|
| 742 |
-
"
|
| 743 |
-
"
|
| 744 |
-
|
| 745 |
-
|
| 746 |
-
"
|
| 747 |
-
"
|
| 748 |
-
|
| 749 |
-
|
| 750 |
-
"
|
| 751 |
-
"
|
| 752 |
-
|
| 753 |
-
|
| 754 |
-
"
|
| 755 |
-
|
| 756 |
-
|
| 757 |
-
|
| 758 |
-
"
|
| 759 |
-
"
|
| 760 |
-
|
| 761 |
-
|
| 762 |
-
"
|
| 763 |
-
"
|
| 764 |
-
|
| 765 |
-
|
| 766 |
-
|
| 767 |
-
"
|
| 768 |
-
|
| 769 |
-
|
| 770 |
-
"
|
| 771 |
-
"
|
| 772 |
-
|
| 773 |
-
|
| 774 |
-
"
|
| 775 |
-
"
|
| 776 |
-
|
| 777 |
-
|
| 778 |
-
"
|
| 779 |
-
"
|
| 780 |
-
|
| 781 |
-
|
| 782 |
-
|
| 783 |
-
|
| 784 |
-
|
| 785 |
-
|
| 786 |
-
"
|
| 787 |
-
"
|
| 788 |
-
|
| 789 |
-
|
| 790 |
-
"
|
| 791 |
-
"
|
| 792 |
-
|
| 793 |
-
|
| 794 |
-
"
|
| 795 |
-
"
|
| 796 |
-
|
| 797 |
-
|
| 798 |
-
"
|
| 799 |
-
|
| 800 |
-
|
| 801 |
-
|
| 802 |
-
"
|
| 803 |
-
"
|
| 804 |
-
|
| 805 |
-
|
| 806 |
-
"
|
| 807 |
-
"
|
| 808 |
-
|
| 809 |
-
|
| 810 |
-
"
|
| 811 |
-
"
|
| 812 |
-
|
| 813 |
-
|
| 814 |
-
"
|
| 815 |
-
"
|
| 816 |
-
|
| 817 |
-
"
|
| 818 |
-
"
|
| 819 |
-
"
|
| 820 |
-
|
| 821 |
-
"
|
| 822 |
-
"
|
| 823 |
-
"
|
| 824 |
-
|
| 825 |
-
|
| 826 |
-
"
|
| 827 |
-
"
|
| 828 |
-
|
| 829 |
-
|
| 830 |
-
|
| 831 |
-
|
| 832 |
-
|
| 833 |
-
|
| 834 |
-
"
|
| 835 |
-
"
|
| 836 |
-
|
| 837 |
-
|
| 838 |
-
"
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 839 |
"wrong_bitwidth"
|
| 840 |
]
|
| 841 |
}
|
|
|
|
| 1 |
{
|
| 2 |
"version": 2,
|
| 3 |
+
"generated_at": "2026-03-31T07:15:58.656742+00:00",
|
| 4 |
"entries": {
|
| 5 |
"0thbit_CRC_parallel/crc__CRC/operator_typo": {
|
| 6 |
"status": "sim_ok",
|
|
|
|
| 167 |
"examples_count": 0
|
| 168 |
},
|
| 169 |
"apfaudio_eurorack-pmod/transpose__delayline/signal_typo": {
|
| 170 |
+
"status": "compile_error",
|
| 171 |
"examples_count": 0
|
| 172 |
},
|
| 173 |
"apfaudio_eurorack-pmod/transpose__delayline/wrong_bitwidth": {
|
|
|
|
| 179 |
"examples_count": 0
|
| 180 |
},
|
| 181 |
"apfaudio_eurorack-pmod/transpose__transpose/signal_typo": {
|
| 182 |
+
"status": "compile_error",
|
| 183 |
"examples_count": 0
|
| 184 |
},
|
| 185 |
"apfaudio_eurorack-pmod/transpose__transpose/unconnected_port": {
|
|
|
|
| 733 |
"thedatabusdotio_fpga-ml-accelerator/acclerator__variable_shift_reg/wrong_bitwidth": {
|
| 734 |
"status": "sim_ok",
|
| 735 |
"examples_count": 0
|
| 736 |
+
},
|
| 737 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Master/blocking_nonblocking": {
|
| 738 |
+
"status": "sim_ok",
|
| 739 |
+
"examples_count": 0
|
| 740 |
+
},
|
| 741 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Master/delayed_signal": {
|
| 742 |
+
"status": "sim_ok",
|
| 743 |
+
"examples_count": 0
|
| 744 |
+
},
|
| 745 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Master/inverted_condition": {
|
| 746 |
+
"status": "sim_ok",
|
| 747 |
+
"examples_count": 0
|
| 748 |
+
},
|
| 749 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Master/missing_else_latch": {
|
| 750 |
+
"status": "sim_ok",
|
| 751 |
+
"examples_count": 0
|
| 752 |
+
},
|
| 753 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Master/operator_typo": {
|
| 754 |
+
"status": "sim_ok",
|
| 755 |
+
"examples_count": 0
|
| 756 |
+
},
|
| 757 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Master/state_transition": {
|
| 758 |
+
"status": "sim_ok",
|
| 759 |
+
"examples_count": 0
|
| 760 |
+
},
|
| 761 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Slave/blocking_nonblocking": {
|
| 762 |
+
"status": "sim_ok",
|
| 763 |
+
"examples_count": 0
|
| 764 |
+
},
|
| 765 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Slave/case_swap": {
|
| 766 |
+
"status": "sim_ok",
|
| 767 |
+
"examples_count": 0
|
| 768 |
+
},
|
| 769 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Slave/concat_swap": {
|
| 770 |
+
"status": "sim_ok",
|
| 771 |
+
"examples_count": 0
|
| 772 |
+
},
|
| 773 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Slave/delayed_signal": {
|
| 774 |
+
"status": "sim_ok",
|
| 775 |
+
"examples_count": 0
|
| 776 |
+
},
|
| 777 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Slave/inverted_condition": {
|
| 778 |
+
"status": "sim_ok",
|
| 779 |
+
"examples_count": 0
|
| 780 |
+
},
|
| 781 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Slave/missing_enable": {
|
| 782 |
+
"status": "sim_ok",
|
| 783 |
+
"examples_count": 0
|
| 784 |
+
},
|
| 785 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Slave/missing_reset": {
|
| 786 |
+
"status": "sim_ok",
|
| 787 |
+
"examples_count": 0
|
| 788 |
+
},
|
| 789 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Slave/operator_typo": {
|
| 790 |
+
"status": "sim_ok",
|
| 791 |
+
"examples_count": 0
|
| 792 |
+
},
|
| 793 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Slave/wrong_bitwidth": {
|
| 794 |
+
"status": "sim_ok",
|
| 795 |
+
"examples_count": 0
|
| 796 |
+
},
|
| 797 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Wrapper/signal_typo": {
|
| 798 |
+
"status": "sim_ok",
|
| 799 |
+
"examples_count": 0
|
| 800 |
+
},
|
| 801 |
+
"MohamedHussein27_AMPA_APB4_Protocol/APB_Wrapper__APB_Wrapper/unconnected_port": {
|
| 802 |
+
"status": "sim_ok",
|
| 803 |
+
"examples_count": 0
|
| 804 |
+
},
|
| 805 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__RAM/blocking_nonblocking": {
|
| 806 |
+
"status": "sim_ok",
|
| 807 |
+
"examples_count": 0
|
| 808 |
+
},
|
| 809 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__RAM/case_swap": {
|
| 810 |
+
"status": "sim_ok",
|
| 811 |
+
"examples_count": 0
|
| 812 |
+
},
|
| 813 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__RAM/delayed_signal": {
|
| 814 |
+
"status": "sim_ok",
|
| 815 |
+
"examples_count": 0
|
| 816 |
+
},
|
| 817 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__RAM/missing_enable": {
|
| 818 |
+
"status": "sim_ok",
|
| 819 |
+
"examples_count": 0
|
| 820 |
+
},
|
| 821 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__RAM/missing_reset": {
|
| 822 |
+
"status": "sim_ok",
|
| 823 |
+
"examples_count": 0
|
| 824 |
+
},
|
| 825 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__RAM/signal_typo": {
|
| 826 |
+
"status": "compile_error",
|
| 827 |
+
"examples_count": 0
|
| 828 |
+
},
|
| 829 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__RAM/wrong_bitwidth": {
|
| 830 |
+
"status": "sim_ok",
|
| 831 |
+
"examples_count": 0
|
| 832 |
+
},
|
| 833 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_SLAVE/blocking_nonblocking": {
|
| 834 |
+
"status": "sim_ok",
|
| 835 |
+
"examples_count": 0
|
| 836 |
+
},
|
| 837 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_SLAVE/delayed_signal": {
|
| 838 |
+
"status": "sim_ok",
|
| 839 |
+
"examples_count": 0
|
| 840 |
+
},
|
| 841 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_SLAVE/inverted_condition": {
|
| 842 |
+
"status": "sim_ok",
|
| 843 |
+
"examples_count": 0
|
| 844 |
+
},
|
| 845 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_SLAVE/missing_else_latch": {
|
| 846 |
+
"status": "sim_ok",
|
| 847 |
+
"examples_count": 0
|
| 848 |
+
},
|
| 849 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_SLAVE/missing_enable": {
|
| 850 |
+
"status": "sim_ok",
|
| 851 |
+
"examples_count": 0
|
| 852 |
+
},
|
| 853 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_SLAVE/missing_reset": {
|
| 854 |
+
"status": "sim_ok",
|
| 855 |
+
"examples_count": 0
|
| 856 |
+
},
|
| 857 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_SLAVE/operator_typo": {
|
| 858 |
+
"status": "sim_ok",
|
| 859 |
+
"examples_count": 0
|
| 860 |
+
},
|
| 861 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_SLAVE/signal_typo": {
|
| 862 |
+
"status": "compile_error",
|
| 863 |
+
"examples_count": 0
|
| 864 |
+
},
|
| 865 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_SLAVE/state_transition": {
|
| 866 |
+
"status": "sim_ok",
|
| 867 |
+
"examples_count": 0
|
| 868 |
+
},
|
| 869 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_SLAVE/wrong_bitwidth": {
|
| 870 |
+
"status": "sim_ok",
|
| 871 |
+
"examples_count": 0
|
| 872 |
+
},
|
| 873 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_Wrapper/signal_typo": {
|
| 874 |
+
"status": "sim_ok",
|
| 875 |
+
"examples_count": 0
|
| 876 |
+
},
|
| 877 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory/SPI_Wrapper__SPI_Wrapper/unconnected_port": {
|
| 878 |
+
"status": "sim_ok",
|
| 879 |
+
"examples_count": 0
|
| 880 |
+
},
|
| 881 |
+
"OrsuVenkataKrishnaiah1235_RTL-Coding/Graytobinary__Graytobinary/operator_typo": {
|
| 882 |
+
"status": "sim_ok",
|
| 883 |
+
"examples_count": 0
|
| 884 |
+
},
|
| 885 |
+
"OrsuVenkataKrishnaiah1235_RTL-Coding/srff__srff/blocking_nonblocking": {
|
| 886 |
+
"status": "sim_ok",
|
| 887 |
+
"examples_count": 0
|
| 888 |
+
},
|
| 889 |
+
"OrsuVenkataKrishnaiah1235_RTL-Coding/srff__srff/case_swap": {
|
| 890 |
+
"status": "sim_ok",
|
| 891 |
+
"examples_count": 0
|
| 892 |
+
},
|
| 893 |
+
"OrsuVenkataKrishnaiah1235_RTL-Coding/srff__srff/delayed_signal": {
|
| 894 |
+
"status": "sim_ok",
|
| 895 |
+
"examples_count": 0
|
| 896 |
+
},
|
| 897 |
+
"OrsuVenkataKrishnaiah1235_RTL-Coding/srff__srff/operator_typo": {
|
| 898 |
+
"status": "sim_ok",
|
| 899 |
+
"examples_count": 0
|
| 900 |
+
},
|
| 901 |
+
"apfaudio_eurorack-pmod/ak4619__ak4619/concat_swap": {
|
| 902 |
+
"status": "compile_error",
|
| 903 |
+
"examples_count": 0
|
| 904 |
+
},
|
| 905 |
+
"apfaudio_eurorack-pmod/ak4619__ak4619/missing_enable": {
|
| 906 |
+
"status": "compile_error",
|
| 907 |
+
"examples_count": 0
|
| 908 |
+
},
|
| 909 |
+
"apfaudio_eurorack-pmod/ak4619__ak4619/off_by_one_counter": {
|
| 910 |
+
"status": "compile_error",
|
| 911 |
+
"examples_count": 0
|
| 912 |
+
},
|
| 913 |
+
"apfaudio_eurorack-pmod/cal__cal/missing_enable": {
|
| 914 |
+
"status": "compile_error",
|
| 915 |
+
"examples_count": 0
|
| 916 |
+
},
|
| 917 |
+
"apfaudio_eurorack-pmod/cal__cal/state_transition": {
|
| 918 |
+
"status": "compile_error",
|
| 919 |
+
"examples_count": 0
|
| 920 |
+
},
|
| 921 |
+
"apfaudio_eurorack-pmod/top__debug_uart/missing_enable": {
|
| 922 |
+
"status": "compile_error",
|
| 923 |
+
"examples_count": 0
|
| 924 |
+
},
|
| 925 |
+
"apfaudio_eurorack-pmod/top__pmod_i2c_master/missing_enable": {
|
| 926 |
+
"status": "compile_error",
|
| 927 |
+
"examples_count": 0
|
| 928 |
+
},
|
| 929 |
+
"apfaudio_eurorack-pmod/top__pmod_i2c_master/state_transition": {
|
| 930 |
+
"status": "compile_error",
|
| 931 |
+
"examples_count": 0
|
| 932 |
+
},
|
| 933 |
+
"apfaudio_eurorack-pmod/transpose__delayline/missing_enable": {
|
| 934 |
+
"status": "sim_ok",
|
| 935 |
+
"examples_count": 0
|
| 936 |
+
},
|
| 937 |
+
"apfaudio_eurorack-pmod/transpose__transpose/missing_enable": {
|
| 938 |
+
"status": "compile_error",
|
| 939 |
+
"examples_count": 0
|
| 940 |
+
},
|
| 941 |
+
"apfaudio_eurorack-pmod/transpose__transpose/off_by_one_counter": {
|
| 942 |
+
"status": "compile_error",
|
| 943 |
+
"examples_count": 0
|
| 944 |
+
},
|
| 945 |
+
"defano_digital-design/breathingled__breathing-led/blocking_nonblocking": {
|
| 946 |
+
"status": "sim_ok",
|
| 947 |
+
"examples_count": 0
|
| 948 |
+
},
|
| 949 |
+
"defano_digital-design/breathingled__breathing-led/delayed_signal": {
|
| 950 |
+
"status": "sim_ok",
|
| 951 |
+
"examples_count": 0
|
| 952 |
+
},
|
| 953 |
+
"defano_digital-design/breathingled__breathing-led/inverted_condition": {
|
| 954 |
+
"status": "sim_ok",
|
| 955 |
+
"examples_count": 0
|
| 956 |
+
},
|
| 957 |
+
"defano_digital-design/breathingled__breathing-led/missing_reset": {
|
| 958 |
+
"status": "sim_ok",
|
| 959 |
+
"examples_count": 0
|
| 960 |
+
},
|
| 961 |
+
"defano_digital-design/breathingled__breathing-led/operator_typo": {
|
| 962 |
+
"status": "sim_ok",
|
| 963 |
+
"examples_count": 0
|
| 964 |
+
},
|
| 965 |
+
"defano_digital-design/breathingled__breathing-led/wrong_bitwidth": {
|
| 966 |
+
"status": "sim_ok",
|
| 967 |
+
"examples_count": 0
|
| 968 |
+
},
|
| 969 |
+
"defano_digital-design/knightrider__knight-rider/blocking_nonblocking": {
|
| 970 |
+
"status": "sim_ok",
|
| 971 |
+
"examples_count": 0
|
| 972 |
+
},
|
| 973 |
+
"defano_digital-design/knightrider__knight-rider/delayed_signal": {
|
| 974 |
+
"status": "sim_ok",
|
| 975 |
+
"examples_count": 0
|
| 976 |
+
},
|
| 977 |
+
"defano_digital-design/knightrider__knight-rider/inverted_condition": {
|
| 978 |
+
"status": "sim_ok",
|
| 979 |
+
"examples_count": 0
|
| 980 |
+
},
|
| 981 |
+
"defano_digital-design/knightrider__knight-rider/missing_reset": {
|
| 982 |
+
"status": "sim_ok",
|
| 983 |
+
"examples_count": 0
|
| 984 |
+
},
|
| 985 |
+
"defano_digital-design/knightrider__knight-rider/operator_typo": {
|
| 986 |
+
"status": "sim_ok",
|
| 987 |
+
"examples_count": 0
|
| 988 |
+
},
|
| 989 |
+
"defano_digital-design/knightrider__knight-rider/wrong_bitwidth": {
|
| 990 |
+
"status": "sim_ok",
|
| 991 |
+
"examples_count": 0
|
| 992 |
+
},
|
| 993 |
+
"defano_digital-design/konamiacceptor__debouncer/blocking_nonblocking": {
|
| 994 |
+
"status": "sim_ok",
|
| 995 |
+
"examples_count": 0
|
| 996 |
+
},
|
| 997 |
+
"defano_digital-design/konamiacceptor__debouncer/delayed_signal": {
|
| 998 |
+
"status": "sim_ok",
|
| 999 |
+
"examples_count": 0
|
| 1000 |
+
},
|
| 1001 |
+
"defano_digital-design/konamiacceptor__debouncer/inverted_condition": {
|
| 1002 |
+
"status": "sim_ok",
|
| 1003 |
+
"examples_count": 0
|
| 1004 |
+
},
|
| 1005 |
+
"defano_digital-design/konamiacceptor__debouncer/missing_reset": {
|
| 1006 |
+
"status": "sim_ok",
|
| 1007 |
+
"examples_count": 0
|
| 1008 |
+
},
|
| 1009 |
+
"defano_digital-design/konamiacceptor__debouncer/operator_typo": {
|
| 1010 |
+
"status": "sim_ok",
|
| 1011 |
+
"examples_count": 0
|
| 1012 |
+
},
|
| 1013 |
+
"defano_digital-design/konamiacceptor__debouncer/wrong_bitwidth": {
|
| 1014 |
+
"status": "sim_ok",
|
| 1015 |
+
"examples_count": 0
|
| 1016 |
+
},
|
| 1017 |
+
"defano_digital-design/konamiacceptor__displaydriver/blocking_nonblocking": {
|
| 1018 |
+
"status": "sim_ok",
|
| 1019 |
+
"examples_count": 0
|
| 1020 |
+
},
|
| 1021 |
+
"defano_digital-design/konamiacceptor__displaydriver/delayed_signal": {
|
| 1022 |
+
"status": "sim_ok",
|
| 1023 |
+
"examples_count": 0
|
| 1024 |
+
},
|
| 1025 |
+
"defano_digital-design/konamiacceptor__displaydriver/missing_reset": {
|
| 1026 |
+
"status": "sim_ok",
|
| 1027 |
+
"examples_count": 0
|
| 1028 |
+
},
|
| 1029 |
+
"defano_digital-design/konamiacceptor__displaydriver/operator_typo": {
|
| 1030 |
+
"status": "sim_ok",
|
| 1031 |
+
"examples_count": 0
|
| 1032 |
+
},
|
| 1033 |
+
"defano_digital-design/konamiacceptor__displaydriver/width_bit_cutoff": {
|
| 1034 |
+
"status": "sim_ok",
|
| 1035 |
+
"examples_count": 0
|
| 1036 |
+
},
|
| 1037 |
+
"defano_digital-design/konamiacceptor__displaydriver/wrong_bitwidth": {
|
| 1038 |
+
"status": "sim_ok",
|
| 1039 |
+
"examples_count": 0
|
| 1040 |
+
},
|
| 1041 |
+
"defano_digital-design/konamiacceptor__konamiacceptor/blocking_nonblocking": {
|
| 1042 |
+
"status": "sim_ok",
|
| 1043 |
+
"examples_count": 0
|
| 1044 |
+
},
|
| 1045 |
+
"defano_digital-design/konamiacceptor__konamiacceptor/delayed_signal": {
|
| 1046 |
+
"status": "sim_ok",
|
| 1047 |
+
"examples_count": 0
|
| 1048 |
+
},
|
| 1049 |
+
"defano_digital-design/konamiacceptor__konamiacceptor/inverted_condition": {
|
| 1050 |
+
"status": "sim_ok",
|
| 1051 |
+
"examples_count": 0
|
| 1052 |
+
},
|
| 1053 |
+
"defano_digital-design/konamiacceptor__konamiacceptor/missing_reset": {
|
| 1054 |
+
"status": "sim_ok",
|
| 1055 |
+
"examples_count": 0
|
| 1056 |
+
},
|
| 1057 |
+
"defano_digital-design/konamiacceptor__konamiacceptor/operator_typo": {
|
| 1058 |
+
"status": "sim_ok",
|
| 1059 |
+
"examples_count": 0
|
| 1060 |
+
},
|
| 1061 |
+
"defano_digital-design/konamiacceptor__konamiacceptor/state_transition": {
|
| 1062 |
+
"status": "sim_ok",
|
| 1063 |
+
"examples_count": 0
|
| 1064 |
+
},
|
| 1065 |
+
"defano_digital-design/konamiacceptor__konamiacceptor/unconnected_port": {
|
| 1066 |
+
"status": "sim_ok",
|
| 1067 |
+
"examples_count": 0
|
| 1068 |
+
},
|
| 1069 |
+
"defano_digital-design/konamiacceptor__konamiacceptor/wrong_bitwidth": {
|
| 1070 |
+
"status": "sim_ok",
|
| 1071 |
+
"examples_count": 0
|
| 1072 |
+
},
|
| 1073 |
+
"defano_digital-design/konamiacceptor__konamicoder/operator_typo": {
|
| 1074 |
+
"status": "sim_ok",
|
| 1075 |
+
"examples_count": 0
|
| 1076 |
+
},
|
| 1077 |
+
"defano_digital-design/konamiacceptor__konamicoder/width_bit_cutoff": {
|
| 1078 |
+
"status": "sim_ok",
|
| 1079 |
+
"examples_count": 0
|
| 1080 |
+
},
|
| 1081 |
+
"defano_digital-design/sevensegment__bcdcoder/operator_typo": {
|
| 1082 |
+
"status": "sim_ok",
|
| 1083 |
+
"examples_count": 0
|
| 1084 |
+
},
|
| 1085 |
+
"defano_digital-design/sevensegment__bcdcoder/width_bit_cutoff": {
|
| 1086 |
+
"status": "sim_ok",
|
| 1087 |
+
"examples_count": 0
|
| 1088 |
+
},
|
| 1089 |
+
"defano_digital-design/sevensegment__displaydriver/blocking_nonblocking": {
|
| 1090 |
+
"status": "sim_ok",
|
| 1091 |
+
"examples_count": 0
|
| 1092 |
+
},
|
| 1093 |
+
"defano_digital-design/sevensegment__displaydriver/delayed_signal": {
|
| 1094 |
+
"status": "sim_ok",
|
| 1095 |
+
"examples_count": 0
|
| 1096 |
+
},
|
| 1097 |
+
"defano_digital-design/sevensegment__displaydriver/missing_reset": {
|
| 1098 |
+
"status": "sim_ok",
|
| 1099 |
+
"examples_count": 0
|
| 1100 |
+
},
|
| 1101 |
+
"defano_digital-design/sevensegment__displaydriver/operator_typo": {
|
| 1102 |
+
"status": "sim_ok",
|
| 1103 |
+
"examples_count": 0
|
| 1104 |
+
},
|
| 1105 |
+
"defano_digital-design/sevensegment__displaydriver/width_bit_cutoff": {
|
| 1106 |
+
"status": "sim_ok",
|
| 1107 |
+
"examples_count": 0
|
| 1108 |
+
},
|
| 1109 |
+
"defano_digital-design/sevensegment__displaydriver/wrong_bitwidth": {
|
| 1110 |
+
"status": "sim_ok",
|
| 1111 |
+
"examples_count": 0
|
| 1112 |
+
},
|
| 1113 |
+
"defano_digital-design/sevensegment__sevensegment/blocking_nonblocking": {
|
| 1114 |
+
"status": "sim_ok",
|
| 1115 |
+
"examples_count": 0
|
| 1116 |
+
},
|
| 1117 |
+
"defano_digital-design/sevensegment__sevensegment/delayed_signal": {
|
| 1118 |
+
"status": "sim_ok",
|
| 1119 |
+
"examples_count": 0
|
| 1120 |
+
},
|
| 1121 |
+
"defano_digital-design/sevensegment__sevensegment/inverted_condition": {
|
| 1122 |
+
"status": "sim_ok",
|
| 1123 |
+
"examples_count": 0
|
| 1124 |
+
},
|
| 1125 |
+
"defano_digital-design/sevensegment__sevensegment/missing_reset": {
|
| 1126 |
+
"status": "sim_ok",
|
| 1127 |
+
"examples_count": 0
|
| 1128 |
+
},
|
| 1129 |
+
"defano_digital-design/sevensegment__sevensegment/operator_typo": {
|
| 1130 |
+
"status": "sim_ok",
|
| 1131 |
+
"examples_count": 0
|
| 1132 |
+
},
|
| 1133 |
+
"defano_digital-design/sevensegment__sevensegment/unconnected_port": {
|
| 1134 |
+
"status": "sim_ok",
|
| 1135 |
+
"examples_count": 0
|
| 1136 |
+
},
|
| 1137 |
+
"defano_digital-design/sevensegment__sevensegment/width_bit_cutoff": {
|
| 1138 |
+
"status": "sim_ok",
|
| 1139 |
+
"examples_count": 0
|
| 1140 |
+
},
|
| 1141 |
+
"defano_digital-design/sevensegment__sevensegment/wrong_bitwidth": {
|
| 1142 |
+
"status": "sim_ok",
|
| 1143 |
+
"examples_count": 0
|
| 1144 |
+
},
|
| 1145 |
+
"defano_digital-design/uart__loopback/unconnected_port": {
|
| 1146 |
+
"status": "sim_ok",
|
| 1147 |
+
"examples_count": 0
|
| 1148 |
+
},
|
| 1149 |
+
"defano_digital-design/uart__rx/blocking_nonblocking": {
|
| 1150 |
+
"status": "sim_ok",
|
| 1151 |
+
"examples_count": 0
|
| 1152 |
+
},
|
| 1153 |
+
"defano_digital-design/uart__rx/delayed_signal": {
|
| 1154 |
+
"status": "sim_ok",
|
| 1155 |
+
"examples_count": 0
|
| 1156 |
+
},
|
| 1157 |
+
"defano_digital-design/uart__rx/inverted_condition": {
|
| 1158 |
+
"status": "sim_ok",
|
| 1159 |
+
"examples_count": 0
|
| 1160 |
+
},
|
| 1161 |
+
"defano_digital-design/uart__rx/missing_reset": {
|
| 1162 |
+
"status": "sim_ok",
|
| 1163 |
+
"examples_count": 0
|
| 1164 |
+
},
|
| 1165 |
+
"defano_digital-design/uart__rx/operator_typo": {
|
| 1166 |
+
"status": "sim_ok",
|
| 1167 |
+
"examples_count": 0
|
| 1168 |
+
},
|
| 1169 |
+
"defano_digital-design/uart__rx/state_transition": {
|
| 1170 |
+
"status": "sim_ok",
|
| 1171 |
+
"examples_count": 0
|
| 1172 |
+
},
|
| 1173 |
+
"defano_digital-design/uart__rx/width_bit_cutoff": {
|
| 1174 |
+
"status": "sim_ok",
|
| 1175 |
+
"examples_count": 0
|
| 1176 |
+
},
|
| 1177 |
+
"defano_digital-design/uart__rx/wrong_bitwidth": {
|
| 1178 |
+
"status": "sim_ok",
|
| 1179 |
+
"examples_count": 0
|
| 1180 |
+
},
|
| 1181 |
+
"defano_digital-design/uart__tx/blocking_nonblocking": {
|
| 1182 |
+
"status": "sim_ok",
|
| 1183 |
+
"examples_count": 0
|
| 1184 |
+
},
|
| 1185 |
+
"defano_digital-design/uart__tx/delayed_signal": {
|
| 1186 |
+
"status": "sim_ok",
|
| 1187 |
+
"examples_count": 0
|
| 1188 |
+
},
|
| 1189 |
+
"defano_digital-design/uart__tx/inverted_condition": {
|
| 1190 |
+
"status": "sim_ok",
|
| 1191 |
+
"examples_count": 0
|
| 1192 |
+
},
|
| 1193 |
+
"defano_digital-design/uart__tx/missing_reset": {
|
| 1194 |
+
"status": "sim_ok",
|
| 1195 |
+
"examples_count": 0
|
| 1196 |
+
},
|
| 1197 |
+
"defano_digital-design/uart__tx/operator_typo": {
|
| 1198 |
+
"status": "sim_ok",
|
| 1199 |
+
"examples_count": 0
|
| 1200 |
+
},
|
| 1201 |
+
"defano_digital-design/uart__tx/state_transition": {
|
| 1202 |
+
"status": "sim_ok",
|
| 1203 |
+
"examples_count": 0
|
| 1204 |
+
},
|
| 1205 |
+
"defano_digital-design/uart__tx/width_bit_cutoff": {
|
| 1206 |
+
"status": "sim_ok",
|
| 1207 |
+
"examples_count": 0
|
| 1208 |
+
},
|
| 1209 |
+
"defano_digital-design/uart__tx/wrong_bitwidth": {
|
| 1210 |
+
"status": "sim_ok",
|
| 1211 |
+
"examples_count": 0
|
| 1212 |
+
},
|
| 1213 |
+
"defano_digital-design/uart__uart/blocking_nonblocking": {
|
| 1214 |
+
"status": "llm_failed",
|
| 1215 |
+
"examples_count": 0
|
| 1216 |
+
},
|
| 1217 |
+
"defano_digital-design/uart__uart/inverted_condition": {
|
| 1218 |
+
"status": "timeout",
|
| 1219 |
+
"examples_count": 0
|
| 1220 |
+
},
|
| 1221 |
+
"defano_digital-design/uart__uart/missing_reset": {
|
| 1222 |
+
"status": "timeout",
|
| 1223 |
+
"examples_count": 0
|
| 1224 |
+
},
|
| 1225 |
+
"defano_digital-design/uart__uart/operator_typo": {
|
| 1226 |
+
"status": "llm_failed",
|
| 1227 |
+
"examples_count": 0
|
| 1228 |
+
},
|
| 1229 |
+
"defano_digital-design/uart__uart/unconnected_port": {
|
| 1230 |
+
"status": "sim_ok",
|
| 1231 |
+
"examples_count": 0
|
| 1232 |
+
},
|
| 1233 |
+
"defano_digital-design/uart__uart/wrong_bitwidth": {
|
| 1234 |
+
"status": "llm_failed",
|
| 1235 |
+
"examples_count": 0
|
| 1236 |
+
},
|
| 1237 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex/case_swap": {
|
| 1238 |
+
"status": "compile_error",
|
| 1239 |
+
"examples_count": 0
|
| 1240 |
+
},
|
| 1241 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex/concat_swap": {
|
| 1242 |
+
"status": "compile_error",
|
| 1243 |
+
"examples_count": 0
|
| 1244 |
+
},
|
| 1245 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex/delayed_signal": {
|
| 1246 |
+
"status": "compile_error",
|
| 1247 |
+
"examples_count": 0
|
| 1248 |
+
},
|
| 1249 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex/inverted_condition": {
|
| 1250 |
+
"status": "compile_error",
|
| 1251 |
+
"examples_count": 0
|
| 1252 |
+
},
|
| 1253 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex/missing_else_latch": {
|
| 1254 |
+
"status": "compile_error",
|
| 1255 |
+
"examples_count": 0
|
| 1256 |
+
},
|
| 1257 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex/operator_typo": {
|
| 1258 |
+
"status": "compile_error",
|
| 1259 |
+
"examples_count": 0
|
| 1260 |
+
},
|
| 1261 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex/signal_typo": {
|
| 1262 |
+
"status": "compile_error",
|
| 1263 |
+
"examples_count": 0
|
| 1264 |
+
},
|
| 1265 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex/width_bit_cutoff": {
|
| 1266 |
+
"status": "compile_error",
|
| 1267 |
+
"examples_count": 0
|
| 1268 |
+
},
|
| 1269 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex/wrong_bitwidth": {
|
| 1270 |
+
"status": "compile_error",
|
| 1271 |
+
"examples_count": 0
|
| 1272 |
+
},
|
| 1273 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex_mem/blocking_nonblocking": {
|
| 1274 |
+
"status": "compile_error",
|
| 1275 |
+
"examples_count": 0
|
| 1276 |
+
},
|
| 1277 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex_mem/delayed_signal": {
|
| 1278 |
+
"status": "compile_error",
|
| 1279 |
+
"examples_count": 0
|
| 1280 |
+
},
|
| 1281 |
+
"lucky-wfw_IC_System_Design/mini_sopc__ex_mem/missing_reset": {
|
| 1282 |
+
"status": "compile_error",
|
| 1283 |
+
"examples_count": 0
|
| 1284 |
+
},
|
| 1285 |
+
"lucky-wfw_IC_System_Design/mini_sopc__id/case_swap": {
|
| 1286 |
+
"status": "compile_error",
|
| 1287 |
+
"examples_count": 0
|
| 1288 |
+
},
|
| 1289 |
+
"lucky-wfw_IC_System_Design/mini_sopc__id/delayed_signal": {
|
| 1290 |
+
"status": "compile_error",
|
| 1291 |
+
"examples_count": 0
|
| 1292 |
+
},
|
| 1293 |
+
"lucky-wfw_IC_System_Design/mini_sopc__id/inverted_condition": {
|
| 1294 |
+
"status": "compile_error",
|
| 1295 |
+
"examples_count": 0
|
| 1296 |
+
},
|
| 1297 |
+
"lucky-wfw_IC_System_Design/mini_sopc__id/missing_else_latch": {
|
| 1298 |
+
"status": "compile_error",
|
| 1299 |
+
"examples_count": 0
|
| 1300 |
+
},
|
| 1301 |
+
"lucky-wfw_IC_System_Design/mini_sopc__id/operator_typo": {
|
| 1302 |
+
"status": "compile_error",
|
| 1303 |
+
"examples_count": 0
|
| 1304 |
+
},
|
| 1305 |
+
"lucky-wfw_IC_System_Design/mini_sopc__id/wrong_bitwidth": {
|
| 1306 |
+
"status": "compile_error",
|
| 1307 |
+
"examples_count": 0
|
| 1308 |
+
},
|
| 1309 |
+
"lucky-wfw_IC_System_Design/mini_sopc__id_ex/blocking_nonblocking": {
|
| 1310 |
+
"status": "compile_error",
|
| 1311 |
+
"examples_count": 0
|
| 1312 |
+
},
|
| 1313 |
+
"lucky-wfw_IC_System_Design/mini_sopc__id_ex/delayed_signal": {
|
| 1314 |
+
"status": "compile_error",
|
| 1315 |
+
"examples_count": 0
|
| 1316 |
+
},
|
| 1317 |
+
"lucky-wfw_IC_System_Design/mini_sopc__id_ex/missing_reset": {
|
| 1318 |
+
"status": "compile_error",
|
| 1319 |
+
"examples_count": 0
|
| 1320 |
+
},
|
| 1321 |
+
"lucky-wfw_IC_System_Design/mini_sopc__if_id/blocking_nonblocking": {
|
| 1322 |
+
"status": "compile_error",
|
| 1323 |
+
"examples_count": 0
|
| 1324 |
+
},
|
| 1325 |
+
"lucky-wfw_IC_System_Design/mini_sopc__if_id/delayed_signal": {
|
| 1326 |
+
"status": "compile_error",
|
| 1327 |
+
"examples_count": 0
|
| 1328 |
+
},
|
| 1329 |
+
"lucky-wfw_IC_System_Design/mini_sopc__if_id/missing_reset": {
|
| 1330 |
+
"status": "compile_error",
|
| 1331 |
+
"examples_count": 0
|
| 1332 |
+
},
|
| 1333 |
+
"lucky-wfw_IC_System_Design/mini_sopc__inst_rom/delayed_signal": {
|
| 1334 |
+
"status": "compile_error",
|
| 1335 |
+
"examples_count": 0
|
| 1336 |
+
},
|
| 1337 |
+
"lucky-wfw_IC_System_Design/mini_sopc__inst_rom/missing_else_latch": {
|
| 1338 |
+
"status": "compile_error",
|
| 1339 |
+
"examples_count": 0
|
| 1340 |
+
},
|
| 1341 |
+
"lucky-wfw_IC_System_Design/mini_sopc__inst_rom/missing_enable": {
|
| 1342 |
+
"status": "compile_error",
|
| 1343 |
+
"examples_count": 0
|
| 1344 |
+
},
|
| 1345 |
+
"lucky-wfw_IC_System_Design/mini_sopc__inst_rom/wrong_bitwidth": {
|
| 1346 |
+
"status": "compile_error",
|
| 1347 |
+
"examples_count": 0
|
| 1348 |
+
},
|
| 1349 |
+
"lucky-wfw_IC_System_Design/mini_sopc__mem/delayed_signal": {
|
| 1350 |
+
"status": "compile_error",
|
| 1351 |
+
"examples_count": 0
|
| 1352 |
+
},
|
| 1353 |
+
"lucky-wfw_IC_System_Design/mini_sopc__mem/missing_else_latch": {
|
| 1354 |
+
"status": "compile_error",
|
| 1355 |
+
"examples_count": 0
|
| 1356 |
+
},
|
| 1357 |
+
"lucky-wfw_IC_System_Design/mini_sopc__mem_wb/blocking_nonblocking": {
|
| 1358 |
+
"status": "compile_error",
|
| 1359 |
+
"examples_count": 0
|
| 1360 |
+
},
|
| 1361 |
+
"lucky-wfw_IC_System_Design/mini_sopc__mem_wb/delayed_signal": {
|
| 1362 |
+
"status": "compile_error",
|
| 1363 |
+
"examples_count": 0
|
| 1364 |
+
},
|
| 1365 |
+
"lucky-wfw_IC_System_Design/mini_sopc__mem_wb/missing_reset": {
|
| 1366 |
+
"status": "compile_error",
|
| 1367 |
+
"examples_count": 0
|
| 1368 |
+
},
|
| 1369 |
+
"lucky-wfw_IC_System_Design/mini_sopc__mini_sopc/signal_typo": {
|
| 1370 |
+
"status": "compile_error",
|
| 1371 |
+
"examples_count": 0
|
| 1372 |
+
},
|
| 1373 |
+
"lucky-wfw_IC_System_Design/mini_sopc__mini_sopc/unconnected_port": {
|
| 1374 |
+
"status": "compile_error",
|
| 1375 |
+
"examples_count": 0
|
| 1376 |
+
},
|
| 1377 |
+
"lucky-wfw_IC_System_Design/mini_sopc__open_mips_top/signal_typo": {
|
| 1378 |
+
"status": "compile_error",
|
| 1379 |
+
"examples_count": 0
|
| 1380 |
+
},
|
| 1381 |
+
"lucky-wfw_IC_System_Design/mini_sopc__open_mips_top/unconnected_port": {
|
| 1382 |
+
"status": "compile_error",
|
| 1383 |
+
"examples_count": 0
|
| 1384 |
+
},
|
| 1385 |
+
"lucky-wfw_IC_System_Design/mini_sopc__pc_reg/blocking_nonblocking": {
|
| 1386 |
+
"status": "compile_error",
|
| 1387 |
+
"examples_count": 0
|
| 1388 |
+
},
|
| 1389 |
+
"lucky-wfw_IC_System_Design/mini_sopc__pc_reg/delayed_signal": {
|
| 1390 |
+
"status": "compile_error",
|
| 1391 |
+
"examples_count": 0
|
| 1392 |
+
},
|
| 1393 |
+
"lucky-wfw_IC_System_Design/mini_sopc__pc_reg/missing_enable": {
|
| 1394 |
+
"status": "compile_error",
|
| 1395 |
+
"examples_count": 0
|
| 1396 |
+
},
|
| 1397 |
+
"lucky-wfw_IC_System_Design/mini_sopc__pc_reg/missing_reset": {
|
| 1398 |
+
"status": "compile_error",
|
| 1399 |
+
"examples_count": 0
|
| 1400 |
+
},
|
| 1401 |
+
"lucky-wfw_IC_System_Design/mini_sopc__pc_reg/operator_typo": {
|
| 1402 |
+
"status": "compile_error",
|
| 1403 |
+
"examples_count": 0
|
| 1404 |
+
},
|
| 1405 |
+
"lucky-wfw_IC_System_Design/mini_sopc__regfile/delayed_signal": {
|
| 1406 |
+
"status": "compile_error",
|
| 1407 |
+
"examples_count": 0
|
| 1408 |
+
},
|
| 1409 |
+
"lucky-wfw_IC_System_Design/mini_sopc__regfile/inverted_condition": {
|
| 1410 |
+
"status": "compile_error",
|
| 1411 |
+
"examples_count": 0
|
| 1412 |
+
},
|
| 1413 |
+
"lucky-wfw_IC_System_Design/mini_sopc__regfile/missing_else_latch": {
|
| 1414 |
+
"status": "compile_error",
|
| 1415 |
+
"examples_count": 0
|
| 1416 |
+
},
|
| 1417 |
+
"lucky-wfw_IC_System_Design/mini_sopc__regfile/missing_enable": {
|
| 1418 |
+
"status": "compile_error",
|
| 1419 |
+
"examples_count": 0
|
| 1420 |
+
},
|
| 1421 |
+
"lucky-wfw_IC_System_Design/mini_sopc__regfile/operator_typo": {
|
| 1422 |
+
"status": "compile_error",
|
| 1423 |
+
"examples_count": 0
|
| 1424 |
+
},
|
| 1425 |
+
"lucky-wfw_IC_System_Design/mini_sopc__regfile/wrong_bitwidth": {
|
| 1426 |
+
"status": "compile_error",
|
| 1427 |
+
"examples_count": 0
|
| 1428 |
+
},
|
| 1429 |
+
"meiniKi_RV32I_SC_Logisim/mcu__d_ledbar/blocking_nonblocking": {
|
| 1430 |
+
"status": "sim_ok",
|
| 1431 |
+
"examples_count": 0
|
| 1432 |
+
},
|
| 1433 |
+
"meiniKi_RV32I_SC_Logisim/mcu__d_ledbar/delayed_signal": {
|
| 1434 |
+
"status": "sim_ok",
|
| 1435 |
+
"examples_count": 0
|
| 1436 |
+
},
|
| 1437 |
+
"meiniKi_RV32I_SC_Logisim/mcu__d_ledbar/inverted_condition": {
|
| 1438 |
+
"status": "sim_ok",
|
| 1439 |
+
"examples_count": 0
|
| 1440 |
+
},
|
| 1441 |
+
"meiniKi_RV32I_SC_Logisim/mcu__d_ledbar/missing_else_latch": {
|
| 1442 |
+
"status": "sim_ok",
|
| 1443 |
+
"examples_count": 0
|
| 1444 |
+
},
|
| 1445 |
+
"meiniKi_RV32I_SC_Logisim/mcu__d_ledbar/missing_reset": {
|
| 1446 |
+
"status": "sim_ok",
|
| 1447 |
+
"examples_count": 0
|
| 1448 |
+
},
|
| 1449 |
+
"meiniKi_RV32I_SC_Logisim/mcu__d_ledbar/operator_typo": {
|
| 1450 |
+
"status": "sim_ok",
|
| 1451 |
+
"examples_count": 0
|
| 1452 |
+
},
|
| 1453 |
+
"meiniKi_RV32I_SC_Logisim/mcu__d_ledbar/wrong_bitwidth": {
|
| 1454 |
+
"status": "sim_ok",
|
| 1455 |
+
"examples_count": 0
|
| 1456 |
+
},
|
| 1457 |
+
"meiniKi_RV32I_SC_Logisim/mcu__mcu/blocking_nonblocking": {
|
| 1458 |
+
"status": "sim_ok",
|
| 1459 |
+
"examples_count": 0
|
| 1460 |
+
},
|
| 1461 |
+
"meiniKi_RV32I_SC_Logisim/mcu__mcu/delayed_signal": {
|
| 1462 |
+
"status": "sim_ok",
|
| 1463 |
+
"examples_count": 0
|
| 1464 |
+
},
|
| 1465 |
+
"meiniKi_RV32I_SC_Logisim/mcu__mcu/missing_reset": {
|
| 1466 |
+
"status": "sim_ok",
|
| 1467 |
+
"examples_count": 0
|
| 1468 |
+
},
|
| 1469 |
+
"meiniKi_RV32I_SC_Logisim/mcu__mcu/operator_typo": {
|
| 1470 |
+
"status": "sim_ok",
|
| 1471 |
+
"examples_count": 0
|
| 1472 |
+
},
|
| 1473 |
+
"meiniKi_RV32I_SC_Logisim/mcu__mcu/signal_typo": {
|
| 1474 |
+
"status": "sim_ok",
|
| 1475 |
+
"examples_count": 0
|
| 1476 |
+
},
|
| 1477 |
+
"meiniKi_RV32I_SC_Logisim/mcu__mcu/unconnected_port": {
|
| 1478 |
+
"status": "sim_ok",
|
| 1479 |
+
"examples_count": 0
|
| 1480 |
+
},
|
| 1481 |
+
"meiniKi_RV32I_SC_Logisim/mcu__mcu/wrong_bitwidth": {
|
| 1482 |
+
"status": "sim_ok",
|
| 1483 |
+
"examples_count": 0
|
| 1484 |
+
},
|
| 1485 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram/blocking_nonblocking": {
|
| 1486 |
+
"status": "sim_ok",
|
| 1487 |
+
"examples_count": 0
|
| 1488 |
+
},
|
| 1489 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram/concat_swap": {
|
| 1490 |
+
"status": "sim_ok",
|
| 1491 |
+
"examples_count": 0
|
| 1492 |
+
},
|
| 1493 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram/delayed_signal": {
|
| 1494 |
+
"status": "sim_ok",
|
| 1495 |
+
"examples_count": 0
|
| 1496 |
+
},
|
| 1497 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram/missing_enable": {
|
| 1498 |
+
"status": "sim_ok",
|
| 1499 |
+
"examples_count": 0
|
| 1500 |
+
},
|
| 1501 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram/operator_typo": {
|
| 1502 |
+
"status": "sim_ok",
|
| 1503 |
+
"examples_count": 0
|
| 1504 |
+
},
|
| 1505 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram/signal_typo": {
|
| 1506 |
+
"status": "sim_ok",
|
| 1507 |
+
"examples_count": 0
|
| 1508 |
+
},
|
| 1509 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram/unconnected_port": {
|
| 1510 |
+
"status": "sim_ok",
|
| 1511 |
+
"examples_count": 0
|
| 1512 |
+
},
|
| 1513 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram/wrong_bitwidth": {
|
| 1514 |
+
"status": "sim_ok",
|
| 1515 |
+
"examples_count": 0
|
| 1516 |
+
},
|
| 1517 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram_byte/blocking_nonblocking": {
|
| 1518 |
+
"status": "sim_ok",
|
| 1519 |
+
"examples_count": 0
|
| 1520 |
+
},
|
| 1521 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram_byte/delayed_signal": {
|
| 1522 |
+
"status": "sim_ok",
|
| 1523 |
+
"examples_count": 0
|
| 1524 |
+
},
|
| 1525 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram_byte/missing_enable": {
|
| 1526 |
+
"status": "sim_ok",
|
| 1527 |
+
"examples_count": 0
|
| 1528 |
+
},
|
| 1529 |
+
"meiniKi_RV32I_SC_Logisim/mcu__ram_byte/wrong_bitwidth": {
|
| 1530 |
+
"status": "sim_ok",
|
| 1531 |
+
"examples_count": 0
|
| 1532 |
+
},
|
| 1533 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i/blocking_nonblocking": {
|
| 1534 |
+
"status": "sim_ok",
|
| 1535 |
+
"examples_count": 0
|
| 1536 |
+
},
|
| 1537 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i/concat_swap": {
|
| 1538 |
+
"status": "sim_ok",
|
| 1539 |
+
"examples_count": 0
|
| 1540 |
+
},
|
| 1541 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i/delayed_signal": {
|
| 1542 |
+
"status": "sim_ok",
|
| 1543 |
+
"examples_count": 0
|
| 1544 |
+
},
|
| 1545 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i/missing_reset": {
|
| 1546 |
+
"status": "sim_ok",
|
| 1547 |
+
"examples_count": 0
|
| 1548 |
+
},
|
| 1549 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i/operator_typo": {
|
| 1550 |
+
"status": "sim_ok",
|
| 1551 |
+
"examples_count": 0
|
| 1552 |
+
},
|
| 1553 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i/signal_typo": {
|
| 1554 |
+
"status": "compile_error",
|
| 1555 |
+
"examples_count": 0
|
| 1556 |
+
},
|
| 1557 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i/unconnected_port": {
|
| 1558 |
+
"status": "sim_ok",
|
| 1559 |
+
"examples_count": 0
|
| 1560 |
+
},
|
| 1561 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i/wrong_bitwidth": {
|
| 1562 |
+
"status": "sim_ok",
|
| 1563 |
+
"examples_count": 0
|
| 1564 |
+
},
|
| 1565 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_alu/concat_swap": {
|
| 1566 |
+
"status": "sim_ok",
|
| 1567 |
+
"examples_count": 0
|
| 1568 |
+
},
|
| 1569 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_alu/delayed_signal": {
|
| 1570 |
+
"status": "sim_ok",
|
| 1571 |
+
"examples_count": 0
|
| 1572 |
+
},
|
| 1573 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_alu/operator_typo": {
|
| 1574 |
+
"status": "sim_ok",
|
| 1575 |
+
"examples_count": 0
|
| 1576 |
+
},
|
| 1577 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_aludec/delayed_signal": {
|
| 1578 |
+
"status": "compile_error",
|
| 1579 |
+
"examples_count": 0
|
| 1580 |
+
},
|
| 1581 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_aludec/operator_typo": {
|
| 1582 |
+
"status": "sim_ok",
|
| 1583 |
+
"examples_count": 0
|
| 1584 |
+
},
|
| 1585 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_imm/concat_swap": {
|
| 1586 |
+
"status": "sim_ok",
|
| 1587 |
+
"examples_count": 0
|
| 1588 |
+
},
|
| 1589 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_imm/delayed_signal": {
|
| 1590 |
+
"status": "sim_ok",
|
| 1591 |
+
"examples_count": 0
|
| 1592 |
+
},
|
| 1593 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_indec/concat_swap": {
|
| 1594 |
+
"status": "sim_ok",
|
| 1595 |
+
"examples_count": 0
|
| 1596 |
+
},
|
| 1597 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_indec/delayed_signal": {
|
| 1598 |
+
"status": "sim_ok",
|
| 1599 |
+
"examples_count": 0
|
| 1600 |
+
},
|
| 1601 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_indec/operator_typo": {
|
| 1602 |
+
"status": "sim_ok",
|
| 1603 |
+
"examples_count": 0
|
| 1604 |
+
},
|
| 1605 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_indec/signal_typo": {
|
| 1606 |
+
"status": "compile_error",
|
| 1607 |
+
"examples_count": 0
|
| 1608 |
+
},
|
| 1609 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_indec/unconnected_port": {
|
| 1610 |
+
"status": "sim_ok",
|
| 1611 |
+
"examples_count": 0
|
| 1612 |
+
},
|
| 1613 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_lsu/concat_swap": {
|
| 1614 |
+
"status": "sim_ok",
|
| 1615 |
+
"examples_count": 0
|
| 1616 |
+
},
|
| 1617 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_lsu/delayed_signal": {
|
| 1618 |
+
"status": "compile_error",
|
| 1619 |
+
"examples_count": 0
|
| 1620 |
+
},
|
| 1621 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_lsu/operator_typo": {
|
| 1622 |
+
"status": "sim_ok",
|
| 1623 |
+
"examples_count": 0
|
| 1624 |
+
},
|
| 1625 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_lsu/signal_typo": {
|
| 1626 |
+
"status": "compile_error",
|
| 1627 |
+
"examples_count": 0
|
| 1628 |
+
},
|
| 1629 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_lsu/wrong_bitwidth": {
|
| 1630 |
+
"status": "sim_ok",
|
| 1631 |
+
"examples_count": 0
|
| 1632 |
+
},
|
| 1633 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_regbank/blocking_nonblocking": {
|
| 1634 |
+
"status": "sim_ok",
|
| 1635 |
+
"examples_count": 0
|
| 1636 |
+
},
|
| 1637 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_regbank/delayed_signal": {
|
| 1638 |
+
"status": "sim_ok",
|
| 1639 |
+
"examples_count": 0
|
| 1640 |
+
},
|
| 1641 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_regbank/missing_reset": {
|
| 1642 |
+
"status": "sim_ok",
|
| 1643 |
+
"examples_count": 0
|
| 1644 |
+
},
|
| 1645 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_regbank/operator_typo": {
|
| 1646 |
+
"status": "sim_ok",
|
| 1647 |
+
"examples_count": 0
|
| 1648 |
+
},
|
| 1649 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_regbank/wrong_bitwidth": {
|
| 1650 |
+
"status": "sim_ok",
|
| 1651 |
+
"examples_count": 0
|
| 1652 |
+
},
|
| 1653 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_regfile/delayed_signal": {
|
| 1654 |
+
"status": "sim_ok",
|
| 1655 |
+
"examples_count": 0
|
| 1656 |
+
},
|
| 1657 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_regfile/operator_typo": {
|
| 1658 |
+
"status": "sim_ok",
|
| 1659 |
+
"examples_count": 0
|
| 1660 |
+
},
|
| 1661 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_regfile/signal_typo": {
|
| 1662 |
+
"status": "compile_error",
|
| 1663 |
+
"examples_count": 0
|
| 1664 |
+
},
|
| 1665 |
+
"meiniKi_RV32I_SC_Logisim/mcu__rv32i_regfile/unconnected_port": {
|
| 1666 |
+
"status": "sim_ok",
|
| 1667 |
+
"examples_count": 0
|
| 1668 |
+
},
|
| 1669 |
+
"meiniKi_RV32I_SC_Logisim/mcu__sc_bus/delayed_signal": {
|
| 1670 |
+
"status": "sim_ok",
|
| 1671 |
+
"examples_count": 0
|
| 1672 |
+
},
|
| 1673 |
+
"meiniKi_RV32I_SC_Logisim/mcu__sc_bus/operator_typo": {
|
| 1674 |
+
"status": "sim_ok",
|
| 1675 |
+
"examples_count": 0
|
| 1676 |
+
},
|
| 1677 |
+
"mnmhdanas_Router-1-x-3-/router_fifo__router_fifo/blocking_nonblocking": {
|
| 1678 |
+
"status": "sim_ok",
|
| 1679 |
+
"examples_count": 0
|
| 1680 |
+
},
|
| 1681 |
+
"mnmhdanas_Router-1-x-3-/router_fifo__router_fifo/concat_swap": {
|
| 1682 |
+
"status": "sim_ok",
|
| 1683 |
+
"examples_count": 0
|
| 1684 |
+
},
|
| 1685 |
+
"mnmhdanas_Router-1-x-3-/router_fifo__router_fifo/delayed_signal": {
|
| 1686 |
+
"status": "sim_ok",
|
| 1687 |
+
"examples_count": 0
|
| 1688 |
+
},
|
| 1689 |
+
"mnmhdanas_Router-1-x-3-/router_fifo__router_fifo/inverted_condition": {
|
| 1690 |
+
"status": "sim_ok",
|
| 1691 |
+
"examples_count": 0
|
| 1692 |
+
},
|
| 1693 |
+
"mnmhdanas_Router-1-x-3-/router_fifo__router_fifo/missing_enable": {
|
| 1694 |
+
"status": "sim_ok",
|
| 1695 |
+
"examples_count": 0
|
| 1696 |
+
},
|
| 1697 |
+
"mnmhdanas_Router-1-x-3-/router_fifo__router_fifo/missing_reset": {
|
| 1698 |
+
"status": "timeout",
|
| 1699 |
+
"examples_count": 0
|
| 1700 |
+
},
|
| 1701 |
+
"mnmhdanas_Router-1-x-3-/router_fifo__router_fifo/operator_typo": {
|
| 1702 |
+
"status": "sim_ok",
|
| 1703 |
+
"examples_count": 0
|
| 1704 |
+
},
|
| 1705 |
+
"mnmhdanas_Router-1-x-3-/router_fifo__router_fifo/signal_typo": {
|
| 1706 |
+
"status": "compile_error",
|
| 1707 |
+
"examples_count": 0
|
| 1708 |
+
},
|
| 1709 |
+
"mnmhdanas_Router-1-x-3-/router_fifo__router_fifo/wrong_bitwidth": {
|
| 1710 |
+
"status": "sim_ok",
|
| 1711 |
+
"examples_count": 0
|
| 1712 |
+
},
|
| 1713 |
+
"mnmhdanas_Router-1-x-3-/router_fsm__router_fsm/blocking_nonblocking": {
|
| 1714 |
+
"status": "sim_ok",
|
| 1715 |
+
"examples_count": 0
|
| 1716 |
+
},
|
| 1717 |
+
"mnmhdanas_Router-1-x-3-/router_fsm__router_fsm/delayed_signal": {
|
| 1718 |
+
"status": "sim_ok",
|
| 1719 |
+
"examples_count": 0
|
| 1720 |
+
},
|
| 1721 |
+
"mnmhdanas_Router-1-x-3-/router_fsm__router_fsm/inverted_condition": {
|
| 1722 |
+
"status": "sim_ok",
|
| 1723 |
+
"examples_count": 0
|
| 1724 |
+
},
|
| 1725 |
+
"mnmhdanas_Router-1-x-3-/router_fsm__router_fsm/missing_else_latch": {
|
| 1726 |
+
"status": "sim_ok",
|
| 1727 |
+
"examples_count": 0
|
| 1728 |
+
},
|
| 1729 |
+
"mnmhdanas_Router-1-x-3-/router_fsm__router_fsm/missing_reset": {
|
| 1730 |
+
"status": "sim_ok",
|
| 1731 |
+
"examples_count": 0
|
| 1732 |
+
},
|
| 1733 |
+
"mnmhdanas_Router-1-x-3-/router_fsm__router_fsm/operator_typo": {
|
| 1734 |
+
"status": "sim_ok",
|
| 1735 |
+
"examples_count": 0
|
| 1736 |
+
},
|
| 1737 |
+
"mnmhdanas_Router-1-x-3-/router_fsm__router_fsm/state_transition": {
|
| 1738 |
+
"status": "sim_ok",
|
| 1739 |
+
"examples_count": 0
|
| 1740 |
+
},
|
| 1741 |
+
"mnmhdanas_Router-1-x-3-/router_reg__router_reg/blocking_nonblocking": {
|
| 1742 |
+
"status": "sim_ok",
|
| 1743 |
+
"examples_count": 0
|
| 1744 |
+
},
|
| 1745 |
+
"mnmhdanas_Router-1-x-3-/router_reg__router_reg/delayed_signal": {
|
| 1746 |
+
"status": "sim_ok",
|
| 1747 |
+
"examples_count": 0
|
| 1748 |
+
},
|
| 1749 |
+
"mnmhdanas_Router-1-x-3-/router_reg__router_reg/inverted_condition": {
|
| 1750 |
+
"status": "sim_ok",
|
| 1751 |
+
"examples_count": 0
|
| 1752 |
+
},
|
| 1753 |
+
"mnmhdanas_Router-1-x-3-/router_reg__router_reg/missing_enable": {
|
| 1754 |
+
"status": "sim_ok",
|
| 1755 |
+
"examples_count": 0
|
| 1756 |
+
},
|
| 1757 |
+
"mnmhdanas_Router-1-x-3-/router_reg__router_reg/missing_reset": {
|
| 1758 |
+
"status": "sim_ok",
|
| 1759 |
+
"examples_count": 0
|
| 1760 |
+
},
|
| 1761 |
+
"mnmhdanas_Router-1-x-3-/router_reg__router_reg/operator_typo": {
|
| 1762 |
+
"status": "sim_ok",
|
| 1763 |
+
"examples_count": 0
|
| 1764 |
+
},
|
| 1765 |
+
"mnmhdanas_Router-1-x-3-/router_reg__router_reg/signal_typo": {
|
| 1766 |
+
"status": "compile_error",
|
| 1767 |
+
"examples_count": 0
|
| 1768 |
+
},
|
| 1769 |
+
"mnmhdanas_Router-1-x-3-/router_reg__router_reg/wrong_bitwidth": {
|
| 1770 |
+
"status": "sim_ok",
|
| 1771 |
+
"examples_count": 0
|
| 1772 |
+
},
|
| 1773 |
+
"mnmhdanas_Router-1-x-3-/router_sync__router_sync/blocking_nonblocking": {
|
| 1774 |
+
"status": "sim_ok",
|
| 1775 |
+
"examples_count": 0
|
| 1776 |
+
},
|
| 1777 |
+
"mnmhdanas_Router-1-x-3-/router_sync__router_sync/case_swap": {
|
| 1778 |
+
"status": "sim_ok",
|
| 1779 |
+
"examples_count": 0
|
| 1780 |
+
},
|
| 1781 |
+
"mnmhdanas_Router-1-x-3-/router_sync__router_sync/delayed_signal": {
|
| 1782 |
+
"status": "sim_ok",
|
| 1783 |
+
"examples_count": 0
|
| 1784 |
+
},
|
| 1785 |
+
"mnmhdanas_Router-1-x-3-/router_sync__router_sync/inverted_condition": {
|
| 1786 |
+
"status": "sim_ok",
|
| 1787 |
+
"examples_count": 0
|
| 1788 |
+
},
|
| 1789 |
+
"mnmhdanas_Router-1-x-3-/router_sync__router_sync/missing_else_latch": {
|
| 1790 |
+
"status": "sim_ok",
|
| 1791 |
+
"examples_count": 0
|
| 1792 |
+
},
|
| 1793 |
+
"mnmhdanas_Router-1-x-3-/router_sync__router_sync/missing_enable": {
|
| 1794 |
+
"status": "sim_ok",
|
| 1795 |
+
"examples_count": 0
|
| 1796 |
+
},
|
| 1797 |
+
"mnmhdanas_Router-1-x-3-/router_sync__router_sync/missing_reset": {
|
| 1798 |
+
"status": "sim_ok",
|
| 1799 |
+
"examples_count": 0
|
| 1800 |
+
},
|
| 1801 |
+
"mnmhdanas_Router-1-x-3-/router_sync__router_sync/operator_typo": {
|
| 1802 |
+
"status": "sim_ok",
|
| 1803 |
+
"examples_count": 0
|
| 1804 |
+
},
|
| 1805 |
+
"mnmhdanas_Router-1-x-3-/router_sync__router_sync/signal_typo": {
|
| 1806 |
+
"status": "compile_error",
|
| 1807 |
+
"examples_count": 0
|
| 1808 |
+
},
|
| 1809 |
+
"mnmhdanas_Router-1-x-3-/router_sync__router_sync/wrong_bitwidth": {
|
| 1810 |
+
"status": "sim_ok",
|
| 1811 |
+
"examples_count": 0
|
| 1812 |
+
},
|
| 1813 |
+
"mnmhdanas_Router-1-x-3-/router_top__router_top/signal_typo": {
|
| 1814 |
+
"status": "sim_ok",
|
| 1815 |
+
"examples_count": 0
|
| 1816 |
+
},
|
| 1817 |
+
"mnmhdanas_Router-1-x-3-/router_top__router_top/unconnected_port": {
|
| 1818 |
+
"status": "sim_ok",
|
| 1819 |
+
"examples_count": 0
|
| 1820 |
+
},
|
| 1821 |
+
"mnmhdanas_UART-protocol/UARTtb__bitchecker_rx/blocking_nonblocking": {
|
| 1822 |
+
"status": "sim_ok",
|
| 1823 |
+
"examples_count": 0
|
| 1824 |
+
},
|
| 1825 |
+
"mnmhdanas_UART-protocol/UARTtb__bitchecker_rx/concat_swap": {
|
| 1826 |
+
"status": "sim_ok",
|
| 1827 |
+
"examples_count": 0
|
| 1828 |
+
},
|
| 1829 |
+
"mnmhdanas_UART-protocol/UARTtb__bitchecker_rx/missing_enable": {
|
| 1830 |
+
"status": "sim_ok",
|
| 1831 |
+
"examples_count": 0
|
| 1832 |
+
},
|
| 1833 |
+
"mnmhdanas_UART-protocol/UARTtb__bitchecker_rx/operator_typo": {
|
| 1834 |
+
"status": "sim_ok",
|
| 1835 |
+
"examples_count": 0
|
| 1836 |
+
},
|
| 1837 |
+
"mnmhdanas_UART-protocol/UARTtb__bitchecker_rx/wrong_bitwidth": {
|
| 1838 |
+
"status": "sim_ok",
|
| 1839 |
+
"examples_count": 0
|
| 1840 |
+
},
|
| 1841 |
+
"mnmhdanas_UART-protocol/UARTtb__counter_rx/blocking_nonblocking": {
|
| 1842 |
+
"status": "sim_ok",
|
| 1843 |
+
"examples_count": 0
|
| 1844 |
+
},
|
| 1845 |
+
"mnmhdanas_UART-protocol/UARTtb__counter_rx/missing_enable": {
|
| 1846 |
+
"status": "sim_ok",
|
| 1847 |
+
"examples_count": 0
|
| 1848 |
+
},
|
| 1849 |
+
"mnmhdanas_UART-protocol/UARTtb__counter_rx/missing_reset": {
|
| 1850 |
+
"status": "sim_ok",
|
| 1851 |
+
"examples_count": 0
|
| 1852 |
+
},
|
| 1853 |
+
"mnmhdanas_UART-protocol/UARTtb__counter_rx/operator_typo": {
|
| 1854 |
+
"status": "sim_ok",
|
| 1855 |
+
"examples_count": 0
|
| 1856 |
+
},
|
| 1857 |
+
"mnmhdanas_UART-protocol/UARTtb__counter_rx/wrong_bitwidth": {
|
| 1858 |
+
"status": "sim_ok",
|
| 1859 |
+
"examples_count": 0
|
| 1860 |
+
},
|
| 1861 |
+
"mnmhdanas_UART-protocol/UARTtb__counter_tx/blocking_nonblocking": {
|
| 1862 |
+
"status": "sim_ok",
|
| 1863 |
+
"examples_count": 0
|
| 1864 |
+
},
|
| 1865 |
+
"mnmhdanas_UART-protocol/UARTtb__counter_tx/missing_enable": {
|
| 1866 |
+
"status": "sim_ok",
|
| 1867 |
+
"examples_count": 0
|
| 1868 |
+
},
|
| 1869 |
+
"mnmhdanas_UART-protocol/UARTtb__counter_tx/missing_reset": {
|
| 1870 |
+
"status": "sim_ok",
|
| 1871 |
+
"examples_count": 0
|
| 1872 |
+
},
|
| 1873 |
+
"mnmhdanas_UART-protocol/UARTtb__counter_tx/operator_typo": {
|
| 1874 |
+
"status": "sim_ok",
|
| 1875 |
+
"examples_count": 0
|
| 1876 |
+
},
|
| 1877 |
+
"mnmhdanas_UART-protocol/UARTtb__counter_tx/wrong_bitwidth": {
|
| 1878 |
+
"status": "sim_ok",
|
| 1879 |
+
"examples_count": 0
|
| 1880 |
+
},
|
| 1881 |
+
"mnmhdanas_UART-protocol/UARTtb__fsm_rx/blocking_nonblocking": {
|
| 1882 |
+
"status": "sim_ok",
|
| 1883 |
+
"examples_count": 0
|
| 1884 |
+
},
|
| 1885 |
+
"mnmhdanas_UART-protocol/UARTtb__fsm_rx/inverted_condition": {
|
| 1886 |
+
"status": "sim_ok",
|
| 1887 |
+
"examples_count": 0
|
| 1888 |
+
},
|
| 1889 |
+
"mnmhdanas_UART-protocol/UARTtb__fsm_rx/missing_else_latch": {
|
| 1890 |
+
"status": "sim_ok",
|
| 1891 |
+
"examples_count": 0
|
| 1892 |
+
},
|
| 1893 |
+
"mnmhdanas_UART-protocol/UARTtb__fsm_rx/missing_reset": {
|
| 1894 |
+
"status": "sim_ok",
|
| 1895 |
+
"examples_count": 0
|
| 1896 |
+
},
|
| 1897 |
+
"mnmhdanas_UART-protocol/UARTtb__fsm_rx/state_transition": {
|
| 1898 |
+
"status": "sim_ok",
|
| 1899 |
+
"examples_count": 0
|
| 1900 |
+
},
|
| 1901 |
+
"mnmhdanas_UART-protocol/UARTtb__fsm_tx/blocking_nonblocking": {
|
| 1902 |
+
"status": "sim_ok",
|
| 1903 |
+
"examples_count": 0
|
| 1904 |
+
},
|
| 1905 |
+
"mnmhdanas_UART-protocol/UARTtb__fsm_tx/inverted_condition": {
|
| 1906 |
+
"status": "sim_ok",
|
| 1907 |
+
"examples_count": 0
|
| 1908 |
+
},
|
| 1909 |
+
"mnmhdanas_UART-protocol/UARTtb__fsm_tx/missing_reset": {
|
| 1910 |
+
"status": "sim_ok",
|
| 1911 |
+
"examples_count": 0
|
| 1912 |
+
},
|
| 1913 |
+
"mnmhdanas_UART-protocol/UARTtb__fsm_tx/state_transition": {
|
| 1914 |
+
"status": "sim_ok",
|
| 1915 |
+
"examples_count": 0
|
| 1916 |
+
},
|
| 1917 |
+
"mnmhdanas_UART-protocol/UARTtb__mux41_tx/case_swap": {
|
| 1918 |
+
"status": "sim_ok",
|
| 1919 |
+
"examples_count": 0
|
| 1920 |
+
},
|
| 1921 |
+
"mnmhdanas_UART-protocol/UARTtb__paritychecker_rx/missing_else_latch": {
|
| 1922 |
+
"status": "sim_ok",
|
| 1923 |
+
"examples_count": 0
|
| 1924 |
+
},
|
| 1925 |
+
"mnmhdanas_UART-protocol/UARTtb__paritygen_tx/missing_enable": {
|
| 1926 |
+
"status": "sim_ok",
|
| 1927 |
+
"examples_count": 0
|
| 1928 |
+
},
|
| 1929 |
+
"mnmhdanas_UART-protocol/UARTtb__piso_tx/blocking_nonblocking": {
|
| 1930 |
+
"status": "sim_ok",
|
| 1931 |
+
"examples_count": 0
|
| 1932 |
+
},
|
| 1933 |
+
"mnmhdanas_UART-protocol/UARTtb__piso_tx/inverted_condition": {
|
| 1934 |
+
"status": "sim_ok",
|
| 1935 |
+
"examples_count": 0
|
| 1936 |
+
},
|
| 1937 |
+
"mnmhdanas_UART-protocol/UARTtb__piso_tx/missing_enable": {
|
| 1938 |
+
"status": "sim_ok",
|
| 1939 |
+
"examples_count": 0
|
| 1940 |
+
},
|
| 1941 |
+
"mnmhdanas_UART-protocol/UARTtb__piso_tx/wrong_bitwidth": {
|
| 1942 |
+
"status": "sim_ok",
|
| 1943 |
+
"examples_count": 0
|
| 1944 |
+
},
|
| 1945 |
+
"mnmhdanas_UART-protocol/UARTtb__receiver/blocking_nonblocking": {
|
| 1946 |
+
"status": "sim_ok",
|
| 1947 |
+
"examples_count": 0
|
| 1948 |
+
},
|
| 1949 |
+
"mnmhdanas_UART-protocol/UARTtb__receiver/missing_reset": {
|
| 1950 |
+
"status": "compile_error",
|
| 1951 |
+
"examples_count": 0
|
| 1952 |
+
},
|
| 1953 |
+
"mnmhdanas_UART-protocol/UARTtb__receiver/operator_typo": {
|
| 1954 |
+
"status": "sim_ok",
|
| 1955 |
+
"examples_count": 0
|
| 1956 |
+
},
|
| 1957 |
+
"mnmhdanas_UART-protocol/UARTtb__receiver/signal_typo": {
|
| 1958 |
+
"status": "compile_error",
|
| 1959 |
+
"examples_count": 0
|
| 1960 |
+
},
|
| 1961 |
+
"mnmhdanas_UART-protocol/UARTtb__receiver/unconnected_port": {
|
| 1962 |
+
"status": "sim_ok",
|
| 1963 |
+
"examples_count": 0
|
| 1964 |
+
},
|
| 1965 |
+
"mnmhdanas_UART-protocol/UARTtb__sipo_rx/blocking_nonblocking": {
|
| 1966 |
+
"status": "sim_ok",
|
| 1967 |
+
"examples_count": 0
|
| 1968 |
+
},
|
| 1969 |
+
"mnmhdanas_UART-protocol/UARTtb__sipo_rx/inverted_condition": {
|
| 1970 |
+
"status": "sim_ok",
|
| 1971 |
+
"examples_count": 0
|
| 1972 |
+
},
|
| 1973 |
+
"mnmhdanas_UART-protocol/UARTtb__sipo_rx/missing_enable": {
|
| 1974 |
+
"status": "sim_ok",
|
| 1975 |
+
"examples_count": 0
|
| 1976 |
+
},
|
| 1977 |
+
"mnmhdanas_UART-protocol/UARTtb__transmitter/blocking_nonblocking": {
|
| 1978 |
+
"status": "sim_ok",
|
| 1979 |
+
"examples_count": 0
|
| 1980 |
+
},
|
| 1981 |
+
"mnmhdanas_UART-protocol/UARTtb__transmitter/missing_reset": {
|
| 1982 |
+
"status": "sim_ok",
|
| 1983 |
+
"examples_count": 0
|
| 1984 |
+
},
|
| 1985 |
+
"mnmhdanas_UART-protocol/UARTtb__transmitter/operator_typo": {
|
| 1986 |
+
"status": "sim_ok",
|
| 1987 |
+
"examples_count": 0
|
| 1988 |
+
},
|
| 1989 |
+
"mnmhdanas_UART-protocol/UARTtb__transmitter/unconnected_port": {
|
| 1990 |
+
"status": "sim_ok",
|
| 1991 |
+
"examples_count": 0
|
| 1992 |
+
},
|
| 1993 |
+
"ttchisholm_10g-low-latency-ethernet/mac__code_defs_pkg/case_swap": {
|
| 1994 |
+
"status": "compile_error",
|
| 1995 |
+
"examples_count": 0
|
| 1996 |
+
},
|
| 1997 |
+
"ttchisholm_10g-low-latency-ethernet/mac__rx_mac/case_swap": {
|
| 1998 |
+
"status": "compile_error",
|
| 1999 |
+
"examples_count": 0
|
| 2000 |
+
},
|
| 2001 |
+
"ttchisholm_10g-low-latency-ethernet/mac__tx_mac/case_swap": {
|
| 2002 |
+
"status": "compile_error",
|
| 2003 |
+
"examples_count": 0
|
| 2004 |
+
},
|
| 2005 |
+
"ttchisholm_10g-low-latency-ethernet/mac__tx_mac/off_by_one_counter": {
|
| 2006 |
+
"status": "compile_error",
|
| 2007 |
+
"examples_count": 0
|
| 2008 |
+
},
|
| 2009 |
+
"ttchisholm_10g-low-latency-ethernet/mac_pcs__decoder/case_swap": {
|
| 2010 |
+
"status": "compile_error",
|
| 2011 |
+
"examples_count": 0
|
| 2012 |
+
},
|
| 2013 |
+
"ttchisholm_10g-low-latency-ethernet/mac_pcs__gearbox_seq/off_by_one_counter": {
|
| 2014 |
+
"status": "compile_error",
|
| 2015 |
+
"examples_count": 0
|
| 2016 |
+
},
|
| 2017 |
+
"ttchisholm_10g-low-latency-ethernet/mac_pcs__lock_state/off_by_one_counter": {
|
| 2018 |
+
"status": "compile_error",
|
| 2019 |
+
"examples_count": 0
|
| 2020 |
+
},
|
| 2021 |
+
"ttchisholm_10g-low-latency-ethernet/rx_gearbox__rx_gearbox/off_by_one_counter": {
|
| 2022 |
+
"status": "compile_error",
|
| 2023 |
+
"examples_count": 0
|
| 2024 |
+
}
|
| 2025 |
+
},
|
| 2026 |
+
"bug_types_attempted": {
|
| 2027 |
+
"mnmhdanas_Router-1-x-3-": [
|
| 2028 |
+
"blocking_nonblocking",
|
| 2029 |
+
"case_swap",
|
| 2030 |
+
"concat_swap",
|
| 2031 |
+
"delayed_signal",
|
| 2032 |
+
"inverted_condition",
|
| 2033 |
+
"missing_else_latch",
|
| 2034 |
+
"missing_enable",
|
| 2035 |
+
"missing_reset",
|
| 2036 |
+
"off_by_one_counter",
|
| 2037 |
+
"operator_typo",
|
| 2038 |
+
"signal_typo",
|
| 2039 |
+
"state_transition",
|
| 2040 |
+
"unconnected_port",
|
| 2041 |
+
"width_bit_cutoff",
|
| 2042 |
+
"wrong_bitwidth"
|
| 2043 |
+
],
|
| 2044 |
+
"Weiyet_RTLStructLib": [
|
| 2045 |
+
"blocking_nonblocking",
|
| 2046 |
+
"inverted_condition"
|
| 2047 |
+
],
|
| 2048 |
+
"mnmhdanas_UART-protocol": [
|
| 2049 |
+
"blocking_nonblocking",
|
| 2050 |
+
"case_swap",
|
| 2051 |
+
"concat_swap",
|
| 2052 |
+
"delayed_signal",
|
| 2053 |
+
"inverted_condition",
|
| 2054 |
+
"missing_else_latch",
|
| 2055 |
+
"missing_enable",
|
| 2056 |
+
"missing_reset",
|
| 2057 |
+
"off_by_one_counter",
|
| 2058 |
+
"operator_typo",
|
| 2059 |
+
"signal_typo",
|
| 2060 |
+
"state_transition",
|
| 2061 |
+
"unconnected_port",
|
| 2062 |
+
"width_bit_cutoff",
|
| 2063 |
+
"wrong_bitwidth"
|
| 2064 |
+
],
|
| 2065 |
+
"MohamedHussein27_AMPA_APB4_Protocol": [
|
| 2066 |
+
"blocking_nonblocking",
|
| 2067 |
+
"case_swap",
|
| 2068 |
+
"concat_swap",
|
| 2069 |
+
"delayed_signal",
|
| 2070 |
+
"inverted_condition",
|
| 2071 |
+
"missing_else_latch",
|
| 2072 |
+
"missing_enable",
|
| 2073 |
+
"missing_reset",
|
| 2074 |
+
"off_by_one_counter",
|
| 2075 |
+
"operator_typo",
|
| 2076 |
+
"signal_typo",
|
| 2077 |
+
"state_transition",
|
| 2078 |
+
"unconnected_port",
|
| 2079 |
+
"width_bit_cutoff",
|
| 2080 |
+
"wrong_bitwidth"
|
| 2081 |
+
],
|
| 2082 |
+
"OrsuVenkataKrishnaiah1235_RTL-Coding": [
|
| 2083 |
+
"blocking_nonblocking",
|
| 2084 |
+
"case_swap",
|
| 2085 |
+
"concat_swap",
|
| 2086 |
+
"delayed_signal",
|
| 2087 |
+
"inverted_condition",
|
| 2088 |
+
"missing_else_latch",
|
| 2089 |
+
"missing_enable",
|
| 2090 |
+
"missing_reset",
|
| 2091 |
+
"off_by_one_counter",
|
| 2092 |
+
"operator_typo",
|
| 2093 |
+
"signal_typo",
|
| 2094 |
+
"state_transition",
|
| 2095 |
+
"unconnected_port",
|
| 2096 |
+
"width_bit_cutoff",
|
| 2097 |
+
"wrong_bitwidth"
|
| 2098 |
+
],
|
| 2099 |
+
"lucky-wfw_IC_System_Design": [
|
| 2100 |
+
"blocking_nonblocking",
|
| 2101 |
+
"case_swap",
|
| 2102 |
+
"concat_swap",
|
| 2103 |
+
"delayed_signal",
|
| 2104 |
+
"inverted_condition",
|
| 2105 |
+
"missing_else_latch",
|
| 2106 |
+
"missing_enable",
|
| 2107 |
+
"missing_reset",
|
| 2108 |
+
"off_by_one_counter",
|
| 2109 |
+
"operator_typo",
|
| 2110 |
+
"signal_typo",
|
| 2111 |
+
"state_transition",
|
| 2112 |
+
"unconnected_port",
|
| 2113 |
+
"width_bit_cutoff",
|
| 2114 |
+
"wrong_bitwidth"
|
| 2115 |
+
],
|
| 2116 |
+
"ttchisholm_10g-low-latency-ethernet": [
|
| 2117 |
+
"blocking_nonblocking",
|
| 2118 |
+
"case_swap",
|
| 2119 |
+
"concat_swap",
|
| 2120 |
+
"delayed_signal",
|
| 2121 |
+
"inverted_condition",
|
| 2122 |
+
"missing_else_latch",
|
| 2123 |
+
"missing_enable",
|
| 2124 |
+
"missing_reset",
|
| 2125 |
+
"off_by_one_counter",
|
| 2126 |
+
"operator_typo",
|
| 2127 |
+
"signal_typo",
|
| 2128 |
+
"state_transition",
|
| 2129 |
+
"unconnected_port",
|
| 2130 |
+
"wrong_bitwidth"
|
| 2131 |
+
],
|
| 2132 |
+
"meiniKi_RV32I_SC_Logisim": [
|
| 2133 |
+
"blocking_nonblocking",
|
| 2134 |
+
"case_swap",
|
| 2135 |
+
"concat_swap",
|
| 2136 |
+
"delayed_signal",
|
| 2137 |
+
"inverted_condition",
|
| 2138 |
+
"missing_else_latch",
|
| 2139 |
+
"missing_enable",
|
| 2140 |
+
"missing_reset",
|
| 2141 |
+
"off_by_one_counter",
|
| 2142 |
+
"operator_typo",
|
| 2143 |
+
"signal_typo",
|
| 2144 |
+
"state_transition",
|
| 2145 |
+
"unconnected_port",
|
| 2146 |
+
"width_bit_cutoff",
|
| 2147 |
+
"wrong_bitwidth"
|
| 2148 |
+
],
|
| 2149 |
+
"aditeyabaral_DDCO-Lab-UE18CS207": [
|
| 2150 |
+
"blocking_nonblocking",
|
| 2151 |
+
"case_swap",
|
| 2152 |
+
"concat_swap",
|
| 2153 |
+
"delayed_signal",
|
| 2154 |
+
"inverted_condition",
|
| 2155 |
+
"missing_else_latch",
|
| 2156 |
+
"missing_enable",
|
| 2157 |
+
"missing_reset",
|
| 2158 |
+
"off_by_one_counter",
|
| 2159 |
+
"operator_typo",
|
| 2160 |
+
"signal_typo",
|
| 2161 |
+
"state_transition",
|
| 2162 |
+
"unconnected_port",
|
| 2163 |
+
"width_bit_cutoff",
|
| 2164 |
+
"wrong_bitwidth"
|
| 2165 |
+
],
|
| 2166 |
+
"thedatabusdotio_fpga-ml-accelerator": [
|
| 2167 |
+
"blocking_nonblocking",
|
| 2168 |
+
"case_swap",
|
| 2169 |
+
"concat_swap",
|
| 2170 |
+
"delayed_signal",
|
| 2171 |
+
"inverted_condition",
|
| 2172 |
+
"missing_else_latch",
|
| 2173 |
+
"missing_enable",
|
| 2174 |
+
"missing_reset",
|
| 2175 |
+
"off_by_one_counter",
|
| 2176 |
+
"operator_typo",
|
| 2177 |
+
"signal_typo",
|
| 2178 |
+
"state_transition",
|
| 2179 |
+
"unconnected_port",
|
| 2180 |
+
"width_bit_cutoff",
|
| 2181 |
+
"wrong_bitwidth"
|
| 2182 |
+
],
|
| 2183 |
+
"zhangxin6_iverilog_testbench": [
|
| 2184 |
+
"blocking_nonblocking",
|
| 2185 |
+
"case_swap",
|
| 2186 |
+
"concat_swap",
|
| 2187 |
+
"delayed_signal",
|
| 2188 |
+
"inverted_condition",
|
| 2189 |
+
"missing_else_latch",
|
| 2190 |
+
"missing_enable",
|
| 2191 |
+
"missing_reset",
|
| 2192 |
+
"off_by_one_counter",
|
| 2193 |
+
"operator_typo",
|
| 2194 |
+
"signal_typo",
|
| 2195 |
+
"state_transition",
|
| 2196 |
+
"unconnected_port",
|
| 2197 |
+
"width_bit_cutoff",
|
| 2198 |
+
"wrong_bitwidth"
|
| 2199 |
+
],
|
| 2200 |
+
"shahsaumya00_Floating-Point-Adder": [
|
| 2201 |
+
"blocking_nonblocking",
|
| 2202 |
+
"case_swap",
|
| 2203 |
+
"concat_swap",
|
| 2204 |
+
"delayed_signal",
|
| 2205 |
+
"inverted_condition",
|
| 2206 |
+
"missing_else_latch",
|
| 2207 |
+
"missing_enable",
|
| 2208 |
+
"missing_reset",
|
| 2209 |
+
"off_by_one_counter",
|
| 2210 |
+
"operator_typo",
|
| 2211 |
+
"signal_typo",
|
| 2212 |
+
"state_transition",
|
| 2213 |
+
"unconnected_port",
|
| 2214 |
+
"width_bit_cutoff",
|
| 2215 |
+
"wrong_bitwidth"
|
| 2216 |
+
],
|
| 2217 |
+
"chili-chips-ba_wireguard-fpga": [
|
| 2218 |
+
"blocking_nonblocking",
|
| 2219 |
+
"inverted_condition",
|
| 2220 |
+
"missing_else_latch",
|
| 2221 |
+
"missing_reset",
|
| 2222 |
+
"operator_typo",
|
| 2223 |
+
"signal_typo",
|
| 2224 |
+
"unconnected_port",
|
| 2225 |
+
"wrong_bitwidth"
|
| 2226 |
+
],
|
| 2227 |
+
"defano_digital-design": [
|
| 2228 |
+
"blocking_nonblocking",
|
| 2229 |
+
"case_swap",
|
| 2230 |
+
"concat_swap",
|
| 2231 |
+
"delayed_signal",
|
| 2232 |
+
"inverted_condition",
|
| 2233 |
+
"missing_else_latch",
|
| 2234 |
+
"missing_enable",
|
| 2235 |
+
"missing_reset",
|
| 2236 |
+
"off_by_one_counter",
|
| 2237 |
+
"operator_typo",
|
| 2238 |
+
"signal_typo",
|
| 2239 |
+
"state_transition",
|
| 2240 |
+
"unconnected_port",
|
| 2241 |
+
"width_bit_cutoff",
|
| 2242 |
+
"wrong_bitwidth"
|
| 2243 |
+
],
|
| 2244 |
+
"apfaudio_eurorack-pmod": [
|
| 2245 |
+
"blocking_nonblocking",
|
| 2246 |
+
"case_swap",
|
| 2247 |
+
"concat_swap",
|
| 2248 |
+
"delayed_signal",
|
| 2249 |
+
"inverted_condition",
|
| 2250 |
+
"missing_else_latch",
|
| 2251 |
+
"missing_enable",
|
| 2252 |
+
"missing_reset",
|
| 2253 |
+
"off_by_one_counter",
|
| 2254 |
+
"operator_typo",
|
| 2255 |
+
"signal_typo",
|
| 2256 |
+
"state_transition",
|
| 2257 |
+
"unconnected_port",
|
| 2258 |
+
"width_bit_cutoff",
|
| 2259 |
+
"wrong_bitwidth"
|
| 2260 |
+
],
|
| 2261 |
+
"MohamedHussein27_SPI_Slave_With_Single_Port_Memory": [
|
| 2262 |
+
"blocking_nonblocking",
|
| 2263 |
+
"case_swap",
|
| 2264 |
+
"concat_swap",
|
| 2265 |
+
"delayed_signal",
|
| 2266 |
+
"inverted_condition",
|
| 2267 |
+
"missing_else_latch",
|
| 2268 |
+
"missing_enable",
|
| 2269 |
+
"missing_reset",
|
| 2270 |
+
"off_by_one_counter",
|
| 2271 |
+
"operator_typo",
|
| 2272 |
+
"signal_typo",
|
| 2273 |
+
"state_transition",
|
| 2274 |
+
"unconnected_port",
|
| 2275 |
+
"width_bit_cutoff",
|
| 2276 |
"wrong_bitwidth"
|
| 2277 |
]
|
| 2278 |
}
|