Add files using upload-large-folder tool

Delete files MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/blocking_nonblocking/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/blocking_nonblocking/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/blocking_nonblocking/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/blocking_nonblocking/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/case_swap/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/case_swap/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/case_swap/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/case_swap/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/delayed_signal/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/delayed_signal/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/delayed_signal/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/delayed_signal/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/inverted_condition/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/inverted_condition/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/inverted_condition/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/inverted_condition/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_else_latch/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_else_latch/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_else_latch/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_else_latch/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_enable/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_enable/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_enable/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_enable/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_reset/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_reset/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_reset/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/missing_reset/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/operator_typo/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/operator_typo/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/operator_typo/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/operator_typo/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/state_transition/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/state_transition/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/state_transition/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/bugs/state_transition/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/golden_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Master/sim.sh MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/blocking_nonblocking/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/blocking_nonblocking/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/blocking_nonblocking/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/blocking_nonblocking/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/case_swap/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/case_swap/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/case_swap/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/case_swap/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/concat_swap/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/concat_swap/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/concat_swap/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/concat_swap/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/delayed_signal/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/delayed_signal/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/delayed_signal/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/delayed_signal/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/inverted_condition/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/inverted_condition/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/inverted_condition/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/inverted_condition/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/missing_enable/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/missing_enable/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/missing_enable/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/missing_enable/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/missing_reset/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/missing_reset/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/missing_reset/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/missing_reset/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/operator_typo/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/operator_typo/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/operator_typo/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/operator_typo/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/wrong_bitwidth/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/wrong_bitwidth/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/wrong_bitwidth/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/bugs/wrong_bitwidth/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/golden_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Slave/sim.sh MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Wrapper/bugs/signal_typo/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Wrapper/bugs/signal_typo/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Wrapper/bugs/signal_typo/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Wrapper/bugs/signal_typo/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Wrapper/bugs/unconnected_port/buggy_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Wrapper/bugs/unconnected_port/diff.patch MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Wrapper/bugs/unconnected_port/metadata.json MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Wrapper/bugs/unconnected_port/sim_log.txt MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Wrapper/golden_waveform.fst MohamedHussein27_AMPA_APB4_Protocol/candidates/APB_Wrapper__APB_Wrapper/sim.sh MohamedHussein27_AMPA_APB4_Protocol/repo_metadata.json MohamedHussein27_AMPA_APB4_Protocol/source/Architecture/APB_Architecture_CR.png MohamedHussein27_AMPA_APB4_Protocol/source/Constraint/APB4.xdc MohamedHussein27_AMPA_APB4_Protocol/source/Documentation/AMBA APB Vivado Report.pdf MohamedHussein27_AMPA_APB4_Protocol/source/Documentation/APB_Documentation.pdf MohamedHussein27_AMPA_APB4_Protocol/source/Documentation/~$B_Documentation.docx MohamedHussein27_AMPA_APB4_Protocol/source/Documentation/~WRL0311.tmp MohamedHussein27_AMPA_APB4_Protocol/source/Quartus_Snippets/Clock_Period.png MohamedHussein27_AMPA_APB4_Protocol/source/Quartus_Snippets/FSM.png MohamedHussein27_AMPA_APB4_Protocol/source/Quartus_Snippets/Fmax.png MohamedHussein27_AMPA_APB4_Protocol/source/Quartus_Snippets/Hold.png MohamedHussein27_AMPA_APB4_Protocol/source/Quartus_Snippets/Master_Schematic.png MohamedHussein27_AMPA_APB4_Protocol/source/Quartus_Snippets/Schematic.png MohamedHussein27_AMPA_APB4_Protocol/source/Quartus_Snippets/Setup.png MohamedHussein27_AMPA_APB4_Protocol/source/Quartus_Snippets/Slack.png MohamedHussein27_AMPA_APB4_Protocol/source/Quartus_Snippets/Slave_Schematic.png MohamedHussein27_AMPA_APB4_Protocol/source/Quartus_Snippets/System_Schematic.png MohamedHussein27_AMPA_APB4_Protocol/source/README.md MohamedHussein27_AMPA_APB4_Protocol/source/RTL/APB_Master.v MohamedHussein27_AMPA_APB4_Protocol/source/RTL/APB_Slave.v MohamedHussein27_AMPA_APB4_Protocol/source/RTL/APB_Wrapper.v MohamedHussein27_AMPA_APB4_Protocol/source/Scripts/DO_File/APB.do MohamedHussein27_AMPA_APB4_Protocol/source/Scripts/Run/APB.tcl MohamedHussein27_AMPA_APB4_Protocol/source/Simulation/APB_tb.v MohamedHussein27_AMPA_APB4_Protocol/source/Vivado_Snippets/Elaboration.png MohamedHussein27_AMPA_APB4_Protocol/source/Vivado_Snippets/Implementation.png MohamedHussein27_AMPA_APB4_Protocol/source/Vivado_Snippets/Synthesis_Master.png MohamedHussein27_AMPA_APB4_Protocol/source/Vivado_Snippets/Synthesis_Slave.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/blocking_nonblocking/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/blocking_nonblocking/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/blocking_nonblocking/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/blocking_nonblocking/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/case_swap/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/case_swap/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/case_swap/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/case_swap/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/delayed_signal/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/delayed_signal/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/delayed_signal/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/delayed_signal/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/missing_enable/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/missing_enable/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/missing_enable/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/missing_enable/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/missing_reset/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/missing_reset/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/missing_reset/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/missing_reset/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/signal_typo/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/signal_typo/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/signal_typo/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/wrong_bitwidth/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/wrong_bitwidth/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/wrong_bitwidth/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/bugs/wrong_bitwidth/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/golden_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__RAM/sim.sh MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/blocking_nonblocking/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/blocking_nonblocking/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/blocking_nonblocking/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/blocking_nonblocking/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/delayed_signal/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/delayed_signal/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/delayed_signal/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/delayed_signal/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/inverted_condition/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/inverted_condition/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/inverted_condition/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/inverted_condition/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_else_latch/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_else_latch/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_else_latch/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_else_latch/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_enable/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_enable/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_enable/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_enable/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_reset/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_reset/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_reset/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/missing_reset/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/operator_typo/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/operator_typo/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/operator_typo/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/operator_typo/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/signal_typo/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/signal_typo/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/signal_typo/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/state_transition/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/state_transition/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/state_transition/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/state_transition/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/wrong_bitwidth/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/wrong_bitwidth/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/wrong_bitwidth/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/bugs/wrong_bitwidth/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/golden_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_SLAVE/sim.sh MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/signal_typo/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/signal_typo/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/signal_typo/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/signal_typo/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/unconnected_port/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/unconnected_port/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/unconnected_port/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/unconnected_port/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/wrong_bitwidth/buggy_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/wrong_bitwidth/diff.patch MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/wrong_bitwidth/metadata.json MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/bugs/wrong_bitwidth/sim_log.txt MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/golden_waveform.fst MohamedHussein27_SPI_Slave_With_Single_Port_Memory/candidates/SPI_Wrapper__SPI_Wrapper/sim.sh MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Constraint_File/SPI_Constraint.xdc MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/DO_File/SPI.do MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Documentation_PDF/SPI_Documentation.pdf MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Images/Combined_States.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Images/Read_ADD.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Images/Read_Data.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Images/SPI-Working-Data-Transfer.gif MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Images/SPI_Protocol.gif MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Images/Write_ADD.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Images/Write_Data.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Netlist_File/SPI_Interface_netlist.edn MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Netlist_File/SPI_Interface_netlist.v MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/README.md MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/RTL_Code/RAM.v MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/RTL_Code/SPI_SLAVE.v MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/RTL_Code/SPI_Wrapper.v MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Run_File/SPI.tcl MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Schematics/Critical_Path.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Schematics/Elaboration_RAM.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Schematics/Elaboration_SPI.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Schematics/Elaboration_System.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Schematics/Synthesis_RAM.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Schematics/Synthesis_SPI.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Schematics/Synthesis_System.png MohamedHussein27_SPI_Slave_With_Single_Port_Memory/source/Simulation/SPI_Wrapper_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/Graytobinary__Graytobinary/bugs/operator_typo/buggy_waveform.fst OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/Graytobinary__Graytobinary/bugs/operator_typo/diff.patch OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/Graytobinary__Graytobinary/bugs/operator_typo/metadata.json OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/Graytobinary__Graytobinary/bugs/operator_typo/sim_log.txt OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/Graytobinary__Graytobinary/golden_waveform.fst OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/Graytobinary__Graytobinary/sim.sh OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/blocking_nonblocking/buggy_waveform.fst OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/blocking_nonblocking/diff.patch OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/blocking_nonblocking/metadata.json OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/blocking_nonblocking/sim_log.txt OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/case_swap/buggy_waveform.fst OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/case_swap/diff.patch OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/case_swap/metadata.json OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/case_swap/sim_log.txt OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/delayed_signal/buggy_waveform.fst OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/delayed_signal/diff.patch OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/delayed_signal/metadata.json OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/delayed_signal/sim_log.txt OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/missing_reset/buggy_waveform.fst OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/missing_reset/diff.patch OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/missing_reset/metadata.json OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/missing_reset/sim_log.txt OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/operator_typo/buggy_waveform.fst OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/operator_typo/diff.patch OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/operator_typo/metadata.json OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/bugs/operator_typo/sim_log.txt OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/golden_waveform.fst OrsuVenkataKrishnaiah1235_RTL-Coding/candidates/srff__srff/sim.sh OrsuVenkataKrishnaiah1235_RTL-Coding/repo_metadata.json OrsuVenkataKrishnaiah1235_RTL-Coding/source/.github/ISSUE_TEMPLATE/bug_report.md OrsuVenkataKrishnaiah1235_RTL-Coding/source/.github/ISSUE_TEMPLATE/custom.md OrsuVenkataKrishnaiah1235_RTL-Coding/source/.github/ISSUE_TEMPLATE/feature_request.md OrsuVenkataKrishnaiah1235_RTL-Coding/source/.github/workflows/build and publish .yml OrsuVenkataKrishnaiah1235_RTL-Coding/source/.github/workflows/greetings.yml OrsuVenkataKrishnaiah1235_RTL-Coding/source/1.ALU/Alu.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/1.ALU/Alu_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/1.ALU/Screenshot from 2022-12-15 16-45-37.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/1.ALU/Screenshot from 2022-12-15 16-45-51.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/10.FullAdder/Console Full_Adder.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/10.FullAdder/Full Adder Waveform.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/10.FullAdder/Full_Adder_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/10.FullAdder/full_adder.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/11.Full Adder Using Half Adder/Console Full_Adder.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/11.Full Adder Using Half Adder/Full Adder Waveform.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/11.Full Adder Using Half Adder/Full_Adder.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/11.Full Adder Using Half Adder/Full_Adder_Tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/12,Full Subtractor/Full_Substractor.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/12,Full Subtractor/Full_Subtractor_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/12,Full Subtractor/Screenshot from 2022-12-12 22-05-35.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/12,Full Subtractor/Screenshot from 2022-12-12 22-05-52.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/13.Full Subtractor using Half Substractor/Full_Subtractor.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/13.Full Subtractor using Half Substractor/Full_Subtractor_Tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/13.Full Subtractor using Half Substractor/Screenshot from 2022-12-12 22-05-35.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/13.Full Subtractor using Half Substractor/Screenshot from 2022-12-12 22-05-52.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/14.Gray To Binary/Graytobinary.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/14.Gray To Binary/Graytobinary_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/14.Gray To Binary/Screenshot from 2022-12-18 19-52-26.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/14.Gray To Binary/Screenshot from 2022-12-18 19-54-02.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/15.HalfAdder/Console Half_Adder.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/15.HalfAdder/Half_Adder Waveform.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/15.HalfAdder/Half_Adder_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/15.HalfAdder/half_adder.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/16.HalfSubtractor/Half_Substractor_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/16.HalfSubtractor/Half_Subtractor.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/16.HalfSubtractor/Screenshot from 2022-12-12 21-16-32.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/16.HalfSubtractor/Screenshot from 2022-12-12 21-16-59.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/17.melay 101_110/Melay 101_110.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/17.melay 101_110/melay_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/18.MOd11_Counter.v/Mod11_counter.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/18.MOd11_Counter.v/Mod11_counter_Tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/19.Moore 101&110/Moore 101_110.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/19.Moore 101&110/moore_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/2.BiDirectional_Buff/BI_Di_Buff.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/2.BiDirectional_Buff/BI_Di_Buff_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/2.BiDirectional_Buff/Screenshot from 2022-12-19 20-15-18.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/Mux81_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/Screenshot from 2022-12-15 15-57-16.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/Screenshot from 2022-12-15 15-57-25.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/Screenshot from 2022-12-15 15-57-32.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/Screenshot from 2022-12-15 15-59-42.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/Screenshot from 2022-12-15 15-59-52.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/Screenshot from 2022-12-15 16-00-00.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/Screenshot from 2022-12-15 16-01-35.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/Screenshot from 2022-12-15 16-01-42.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/Screenshot from 2022-12-15 16-01-54.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/mux_81.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/20.Mux_81/mux_symbol_Block Diagram.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/21.Mux_And_Gate/Mux_21.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/21.Mux_And_Gate/Mux_and_Gate_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/21.Mux_And_Gate/Screenshot from 2022-12-15 15-22-18.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/21.Mux_And_Gate/Screenshot from 2022-12-15 15-22-37.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/21.Mux_And_Gate/mux_and_gate.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/22.N_Bit Comparator/Comparater_n_bit.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/22.N_Bit Comparator/Comparter_n_bit_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/22.N_Bit Comparator/Screenshot from 2022-12-20 09-14-49.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/22.N_Bit Comparator/Screenshot from 2022-12-20 09-15-19.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/23.Odd_Parity/Odd_Parity.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/23.Odd_Parity/Odd_Parity_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/23.Odd_Parity/Screenshot from 2022-12-15 23-48-52.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/23.Odd_Parity/Screenshot from 2022-12-15 23-49-12.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/24.Priority Encoder 8_3/PriorityEncoder83_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/24.Priority Encoder 8_3/Screenshot from 2022-12-15 23-34-39.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/24.Priority Encoder 8_3/Screenshot from 2022-12-15 23-34-48.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/24.Priority Encoder 8_3/priorityEncoder83.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/25.Ripple Carry Adder/4-bit-Ripple-Carry-Adder Block Diagram.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/25.Ripple Carry Adder/Ripple_Carry_adder.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/25.Ripple Carry Adder/Ripple_carry_adder_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/25.Ripple Carry Adder/Screenshot from 2022-12-11 21-08-55.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/25.Ripple Carry Adder/Screenshot from 2022-12-11 21-09-02.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/25.Ripple Carry Adder/Screenshot from 2022-12-11 21-09-17.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/25.Ripple Carry Adder/Screenshot from 2022-12-11 21-09-21.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/25.Ripple Carry Adder/Screenshot from 2022-12-11 21-11-28.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/25.Ripple Carry Adder/Screenshot from 2022-12-11 21-11-44.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/25.Ripple Carry Adder/Screenshot from 2022-12-11 21-11-49.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/25.Ripple Carry Adder/full_add.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/26.Single_port_ram/Single_port_ram.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/26.Single_port_ram/Single_port_ram_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/27.SR_FF/Screenshot from 2022-12-18 18-39-43.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/27.SR_FF/Screenshot from 2022-12-18 18-39-49.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/27.SR_FF/srff.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/27.SR_FF/srff_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/3.Binary to Gray/Binarytogray.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/3.Binary to Gray/Binarytogray_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/3.Binary to Gray/Screenshot from 2022-12-18 19-34-54.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/3.Binary to Gray/Screenshot from 2022-12-18 19-40-08.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/Carry_Look_ahead_Adder_BlockDiagram.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/Carry_look_ahead_adder_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/Console_Output/Screenshot from 2022-12-12 20-24-53.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/Console_Output/Screenshot from 2022-12-12 20-25-02.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/Console_Output/Screenshot from 2022-12-12 20-25-09.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/Console_Output/Screenshot from 2022-12-12 20-25-12.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/Wavefrom_output/Screenshot from 2022-12-12 20-26-44.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/Wavefrom_output/Screenshot from 2022-12-12 20-26-53.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/Wavefrom_output/Screenshot from 2022-12-12 20-27-01.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/Wavefrom_output/Screenshot from 2022-12-12 20-27-09.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/Wavefrom_output/Screenshot from 2022-12-12 20-27-17.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Carry Look Ahead Adder/carry_look_ahead_adder.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Decoder3_8/Decoder38_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Decoder3_8/Screenshot from 2022-12-15 22-55-02.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Decoder3_8/Screenshot from 2022-12-15 22-56-41.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/4.Decoder3_8/decoder38.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/5.Demux_14/Demux14.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/5.Demux_14/Demux14tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/5.Demux_14/Screenshot from 2022-12-15 21-44-24.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/5.Demux_14/Screenshot from 2022-12-15 21-49-21.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/6.Dual_Port_ram/Dual_port_ram.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/6.Dual_Port_ram/Dual_port_ram_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/7.Encoder8_3/Encoder83_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/7.Encoder8_3/Encoder8_3.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/7.Encoder8_3/Screenshot from 2022-12-15 23-21-25.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/7.Encoder8_3/Screenshot from 2022-12-15 23-22-42.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/8.Even_Parity/EvenParity.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/8.Even_Parity/Even_Parity_tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/8.Even_Parity/Screenshot from 2022-12-15 23-45-10.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/8.Even_Parity/Screenshot from 2022-12-15 23-45-35.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/9.FIFO/Fifo.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/9.FIFO/Fifo_Tb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/ELECTRONICS-BITS solutions/3.ODD COUNTER/Readme.md OrsuVenkataKrishnaiah1235_RTL-Coding/source/ELECTRONICS-BITS solutions/3.ODD COUNTER/oddcounter.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/ELECTRONICS-BITS solutions/6.Number of 1's/Numberof1's.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/1.Getting_Started/1.Getting_Started/Circuit_Diagram.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/1.Getting_Started/1.Getting_Started/Logic_HIGH.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/1.Getting_Started/2.Output_Zero/Circuit.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/1.Getting_Started/2.Output_Zero/outputzero.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/2.Vectors/1.Basics/3.Simple_Wire/Circuit.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/2.Vectors/1.Basics/3.Simple_Wire/Simplewire.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/2.Vectors/1.Basics/4.Four_Wire/Circuit.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/2.Vectors/1.Basics/4.Four_Wire/Four_Wire.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/2.Vectors/2.Vectors/10.More_replecation/more_replecation.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/2.Vectors/2.Vectors/9.Replection Operator/Replection_Operator.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/1.Module_Instance/Circuit.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/1.Module_Instance/Module_instance.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/2.Module_Position/Circuit.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/2.Module_Position/module_position.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/3.Module_Name_Instance/Circuit.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/3.Module_Name_Instance/Module_Name_Instance.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/4.3Module_Declaration/module_declaration_3.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/4.3Module_Declaration/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/5.Module_Shift /module_shift.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/5.Module_Shift /wavedrom .png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/6.Adder_1/Adder1.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/6.Adder_1/Module_add.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/6.Adder_1/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/7.Adder2/Adder2.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/7.Adder2/Module_fadd.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/7.Adder2/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/8.Carry_Select_Adder/Module_cseladd.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/8.Carry_Select_Adder/carry_select_Adder.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/8.Carry_Select_Adder/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/9.Adder_Subtrator/Adder_Subtractor.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/9.Adder_Subtrator/Module_addsub.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/3.Module/9.Adder_Subtrator/wavedrom .png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/1.Combinational_Always/Alwayscomb.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/1.Combinational_Always/combinational_akways.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/1.Combinational_Always/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/2.Always_Clocked/Always_Clocked.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/2.Always_Clocked/Alwaysff.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/2.Always_Clocked/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/3.Always_If/always_if.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/3.Always_If/wavedrom .png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/4.Always_if2/Always_if2.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/4.Always_if2/alwaysif2.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/4.Always_if2/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/5.Always_Case/always_case.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/5.Always_Case/wavedrom .png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/6.Always_Case2/always_case2 OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/6.Always_Case2/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/7.Casez_Parity_Encoder/parity_encoder.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/7.Casez_Parity_Encoder/wavedrom .png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/8.ScanCode_Nolatches/Always_nolatches.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/4.Procedures/8.ScanCode_Nolatches/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/5.More_Verilog_feautures/1.Min_Condition/min_condition_3.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/5.More_Verilog_feautures/1.Min_Condition/wavedrom .png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/5.More_Verilog_feautures/2.Reduction_Operator/reduction_operator.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/5.More_Verilog_feautures/3.Gates_100/gates_100.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/5.More_Verilog_feautures/3.Gates_100/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/5.More_Verilog_feautures/3.Gates_100/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/5.More_Verilog_feautures/4.Vecor_100_Reversal/vector_100_reversal.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/5.More_Verilog_feautures/5.popCount255/popcount255.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/5.More_Verilog_feautures/5.popCount255/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/5.More_Verilog_feautures/6.Add100i/add100i.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/1.Verilog Language/5.More_Verilog_feautures/6.BCDadd400/bcdadd100.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/1.wire/wire.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/10.Sample Circuit A/samplecircuit.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/11.Sample Circuit B/Mt2015_q4b.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/11.Sample Circuit B/sampleb.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/11.Sample Circuit B/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/12.Combine Circuit A and B/Mt2015_q4.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/12.Combine Circuit A and B/combine.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/13.Ring or Vibrate/Ringer.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/13.Ring or Vibrate/ringer.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/13.Ring or Vibrate/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/14.Thermostat/Readme.md OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/14.Thermostat/summer_wavedrom .png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/14.Thermostat/thermostat.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/14.Thermostat/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/15.3 bit Population Count/3bitpopulationcount.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/15.3 bit Population Count/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/16.Gates and Vectors/Readme.md OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/16.Gates and Vectors/eadme.md OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/16.Gates and Vectors/gatesandlogics.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/16.Gates and Vectors/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/2.Ground/Ground.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/3.Nor/nor.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/4.Another Gate/Exams_m2014q4f.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/4.Another Gate/anothergate.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/5.Two Gates/Exams_m2014q4g.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/5.Two Gates/twogates.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/6.More Logic Gates/moregates.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/6.More Logic Gates/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/7.7420 Chip/7420.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/7.7420 Chip/7420.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/7.7420 Chip/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/8.Truth Tables/Truthtable1.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/8.Truth Tables/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/1.Basic Gates/9.Two-bit Equality/bitequality.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/2.Multiplexers/1.MUX_2*1/mux2*1.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/2.Multiplexers/1.MUX_2*1/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/2.Multiplexers/2.Mux21_Bus/mux21_bus.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/2.Multiplexers/2.Mux21_Bus/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/2.Multiplexers/3.Mux91/mux91.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/2.Multiplexers/3.Mux91/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/2.Multiplexers/4.Mux2561/mux2561.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/2.Multiplexers/5.Mux256-1 4bit mux/mux256-14bit.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/1.Halfadder/HalfAdder.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/2.FullAdder/fulladder.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/2.FullAdder/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/3.Adder3/adder3.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/3.Adder3/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/4.Adder/Adder.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/4.Adder/Exams_m2014q4j.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/5.SignedOverflow/signedoverflow.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/5.SignedOverflow/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/6.100Adder/adder100.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/7.Bcd Add 4/bcdadd4.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/3.Arthimatic Circuits/7.Bcd Add 4/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/1.3 Variable/Kmap1.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/1.3 Variable/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/2.4 Variable/Kmap2.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/2.4 Variable/var4.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/2.4 Variable/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/3.4 Variable/Kmap3.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/3.4 Variable/var4.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/3.4 Variable/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/4.4 variable/Kmap4.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/4.4 variable/kmap4.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/4.4 variable/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/5.Minimum SOP and POS/Readme.md OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/5.Minimum SOP and POS/sopandpos.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/6.Kmap/Exams_m2014q3.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/6.Kmap/kmapd.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/7.Kmap/Exams_2012q1g.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/7.Kmap/kmap.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/8.Kmap With Mux/Ece241_2014_q3mux.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/8.Kmap With Mux/kmapmux.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/1.Combinational Circuits/4.Kmap to Circuit/8.Kmap With Mux/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/1.DFF/Dff.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/1.DFF/posedge dff.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/10.DFF+gate/dff+xor gate.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/11.MUX and DFF/Mt2015_muxdff.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/11.MUX and DFF/muxdff.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/12.MUX and DFF/Exams_2014q4.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/12.MUX and DFF/muxdff2.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/13.DFFS and gates/Ece241_2014_q4.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/13.DFFS and gates/fsmdff.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/13.DFFS and gates/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/14.Create circuit from truth table/jk.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/14.Create circuit from truth table/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/15.Detect an edge/posedge.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/15.Detect an edge/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/15.Detect an edge/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/16.Detect both Edges/anyedge.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/16.Detect both Edges/wavedrom (2).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/16.Detect both Edges/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/18.Dual-Edge Triggered flipflop/Dualedge.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/18.Dual-Edge Triggered flipflop/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/18.Dual-Edge Triggered flipflop/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/2.DFFS/8dff.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/2.DFFS/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/3.DFF with reset/syncreset.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/3.DFF with reset/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/4.DFF with reset value/negdrstvalue.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/4.DFF with reset value/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/5.DFF with asynchronous reset/asyncdreset.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/5.DFF with asynchronous reset/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/6.DFF with Byte enable/enabledff.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/6.DFF with Byte enable/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/7.DLATCH/d latch.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/8.DFF/asyndff.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/2.Sequencial Circuits/9.DFF/dffsync.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/1.4BITBINARYCOUNTER/4bitboin.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/1.4BITBINARYCOUNTER/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/1.4BITBINARYCOUNTER/wavedrom1.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/2.Decade Counter/decadecounter.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/2.Decade Counter/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/2.Decade Counter/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/3.Decade counter 1 to 10/Decadecounter1to10.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/3.Decade counter 1 to 10/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/3.Decade counter 1 to 10/wavedrom (2).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/3.Decade counter 1 to 10/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/4.Slowena/slowena.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/4.Slowena/wavedrom (3).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/4.Slowena/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/5.Counter1-12/counter1-12.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/6.Counter 1000/Counter1000.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/6.Counter 1000/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/6.Counter 1000/wavedrom 90 to 100.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/6.Counter 1000/wavedrom 990 and 1000.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/7.4digit Binary counter/countbcd.v OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/7.4digit Binary counter/wavedrom (1).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/7.4digit Binary counter/wavedrom (2).png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/2.Circuits/COUNTERS/7.4digit Binary counter/wavedrom.png OrsuVenkataKrishnaiah1235_RTL-Coding/source/HDL_BITS_Solutions/Readme.md OrsuVenkataKrishnaiah1235_RTL-Coding/source/Readme.Md Weiyet_RTLStructLib/candidates/doubly_linked_list__doubly_linked_list/bugs/inverted_condition/buggy_waveform.vcd Weiyet_RTLStructLib/candidates/doubly_linked_list__doubly_linked_list/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/doubly_linked_list__doubly_linked_list/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/doubly_linked_list__doubly_linked_list/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/doubly_linked_list__doubly_linked_list/bugs/missing_else_latch/diff.patch Weiyet_RTLStructLib/candidates/doubly_linked_list__doubly_linked_list/golden_waveform.fst Weiyet_RTLStructLib/candidates/doubly_linked_list__doubly_linked_list/sim.sh Weiyet_RTLStructLib/candidates/dual_edge_ff__dual_edge_ff/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/dual_edge_ff__dual_edge_ff/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/dual_edge_ff__dual_edge_ff/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/dual_edge_ff__dual_edge_ff/golden_waveform.fst Weiyet_RTLStructLib/candidates/dual_edge_ff__dual_edge_ff/sim.sh Weiyet_RTLStructLib/candidates/fifo__fifo/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/fifo__fifo/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/fifo__fifo/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/fifo__fifo/golden_waveform.fst Weiyet_RTLStructLib/candidates/fifo__fifo/sim.sh Weiyet_RTLStructLib/candidates/hash_table__hash_table/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/hash_table__hash_table/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/hash_table__hash_table/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/hash_table__hash_table/golden_waveform.fst Weiyet_RTLStructLib/candidates/hash_table__hash_table/sim.sh Weiyet_RTLStructLib/candidates/lifo__lifo/bugs/inverted_condition/buggy_waveform.vcd Weiyet_RTLStructLib/candidates/lifo__lifo/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/lifo__lifo/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/lifo__lifo/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/lifo__lifo/golden_waveform.fst Weiyet_RTLStructLib/candidates/lifo__lifo/sim.sh Weiyet_RTLStructLib/candidates/list__adder/bugs/inverted_condition/buggy_waveform.vcd Weiyet_RTLStructLib/candidates/list__adder/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/list__adder/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/list__adder/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/list__adder/bugs/missing_else_latch/buggy_waveform.vcd Weiyet_RTLStructLib/candidates/list__adder/bugs/missing_else_latch/diff.patch Weiyet_RTLStructLib/candidates/list__adder/bugs/missing_else_latch/metadata.json Weiyet_RTLStructLib/candidates/list__adder/bugs/missing_else_latch/sim_log.txt Weiyet_RTLStructLib/candidates/list__adder/golden_waveform.fst Weiyet_RTLStructLib/candidates/list__adder/sim.sh Weiyet_RTLStructLib/candidates/list__list/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/list__list/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/list__list/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/list__list/golden_waveform.fst Weiyet_RTLStructLib/candidates/list__list/sim.sh Weiyet_RTLStructLib/candidates/list__sorter/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/list__sorter/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/list__sorter/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/list__sorter/golden_waveform.fst Weiyet_RTLStructLib/candidates/list__sorter/sim.sh Weiyet_RTLStructLib/candidates/singly_linked_list__singly_linked_list/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/singly_linked_list__singly_linked_list/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/singly_linked_list__singly_linked_list/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/singly_linked_list__singly_linked_list/bugs/missing_else_latch/diff.patch Weiyet_RTLStructLib/candidates/singly_linked_list__singly_linked_list/golden_waveform.fst Weiyet_RTLStructLib/candidates/singly_linked_list__singly_linked_list/sim.sh Weiyet_RTLStructLib/candidates/systolic_array_top__pe/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/systolic_array_top__pe/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/systolic_array_top__pe/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/systolic_array_top__pe/golden_waveform.fst Weiyet_RTLStructLib/candidates/systolic_array_top__pe/sim.sh Weiyet_RTLStructLib/candidates/systolic_array_top__systolic_array_top/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/systolic_array_top__systolic_array_top/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/systolic_array_top__systolic_array_top/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/systolic_array_top__systolic_array_top/golden_waveform.fst Weiyet_RTLStructLib/candidates/systolic_array_top__systolic_array_top/sim.sh Weiyet_RTLStructLib/candidates/table_top__table/bugs/inverted_condition/diff.patch Weiyet_RTLStructLib/candidates/table_top__table/bugs/inverted_condition/metadata.json Weiyet_RTLStructLib/candidates/table_top__table/bugs/inverted_condition/sim_log.txt Weiyet_RTLStructLib/candidates/table_top__table/golden_waveform.fst Weiyet_RTLStructLib/candidates/table_top__table/sim.sh Weiyet_RTLStructLib/source/.gitignore Weiyet_RTLStructLib/source/Doubly_Linked_List/README.md Weiyet_RTLStructLib/source/Doubly_Linked_List/src/doubly_linked_list.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/src/rtl_list.f Weiyet_RTLStructLib/source/Doubly_Linked_List/tb/cocotb/Makefile Weiyet_RTLStructLib/source/Doubly_Linked_List/tb/cocotb/tb.py Weiyet_RTLStructLib/source/Doubly_Linked_List/tb/sv/Makefile Weiyet_RTLStructLib/source/Doubly_Linked_List/tb/sv/tb.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/FILES_CREATED.md Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/Makefile Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/README.md Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/__init__.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/agent/__init__.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/agent/dll_vip_agent.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/agent/dll_vip_driver.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/agent/dll_vip_monitor.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/agent/dll_vip_sequencer.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/common/__init__.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/common/dll_vip_config.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/common/dll_vip_seq_item.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/common/dll_vip_types.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/env/__init__.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/env/dll_vip_env.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/env/dll_vip_scoreboard.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/sequences/__init__.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/sequences/dll_vip_base_seq.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/sequences/dll_vip_delete_seq.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/sequences/dll_vip_insert_seq.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/sequences/dll_vip_read_seq.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/tb_dll.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/tests/__init__.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/tests/dll_vip_base_test.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/pyuvm/tests/dll_vip_simple_test.py Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/README.md Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/agent/dll_vip_agent.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/agent/dll_vip_driver.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/agent/dll_vip_monitor.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/agent/dll_vip_sequencer.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/common/dll_vip_config.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/common/dll_vip_pkg.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/common/dll_vip_seq_item.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/env/dll_vip_env.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/env/dll_vip_scoreboard.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/interface/dll_vip_if.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/sequences/dll_vip_base_seq.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/sequences/dll_vip_delete_seq.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/sequences/dll_vip_insert_seq.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/sequences/dll_vip_read_seq.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/sim/tb_top.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/sim/tests/dll_vip_base_test.sv Weiyet_RTLStructLib/source/Doubly_Linked_List/vip/uvm/sim/tests/dll_vip_simple_test.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/README.md Weiyet_RTLStructLib/source/Dual_Edge_FF/src/dual_edge_ff.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/src/rtl_list.f Weiyet_RTLStructLib/source/Dual_Edge_FF/tb/cocotb/Makefile Weiyet_RTLStructLib/source/Dual_Edge_FF/tb/cocotb/tb.py Weiyet_RTLStructLib/source/Dual_Edge_FF/tb/sv/Makefile Weiyet_RTLStructLib/source/Dual_Edge_FF/tb/sv/tb.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/Makefile Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/README.md Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/__init__.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/agent/__init__.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/agent/deff_vip_agent.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/agent/deff_vip_driver.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/agent/deff_vip_monitor.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/agent/deff_vip_sequencer.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/common/__init__.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/common/deff_vip_config.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/common/deff_vip_seq_item.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/env/__init__.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/env/deff_vip_env.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/env/deff_vip_scoreboard.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/sequences/__init__.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/sequences/deff_vip_base_seq.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/sequences/deff_vip_random_seq.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/tb_deff.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/tests/__init__.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/tests/deff_vip_base_test.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/pyuvm/tests/deff_vip_simple_test.py Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/README.md Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/agent/deff_vip_agent.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/agent/deff_vip_driver.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/agent/deff_vip_monitor.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/agent/deff_vip_sequencer.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/common/deff_vip_config.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/common/deff_vip_pkg.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/common/deff_vip_seq_item.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/env/deff_vip_env.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/env/deff_vip_scoreboard.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/interface/deff_vip_if.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/sequences/deff_vip_base_seq.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/sequences/deff_vip_random_seq.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/sim/tb_top.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/sim/tests/deff_vip_base_test.sv Weiyet_RTLStructLib/source/Dual_Edge_FF/vip/uvm/sim/tests/deff_vip_simple_test.sv Weiyet_RTLStructLib/source/FIFO/README.md Weiyet_RTLStructLib/source/FIFO/src/fifo.sv Weiyet_RTLStructLib/source/FIFO/src/rtl_list.f Weiyet_RTLStructLib/source/FIFO/tb/cocotb/Makefile Weiyet_RTLStructLib/source/FIFO/tb/cocotb/tb.py Weiyet_RTLStructLib/source/FIFO/tb/sv/Makefile Weiyet_RTLStructLib/source/FIFO/tb/sv/tb.sv Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/Makefile Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/README.md Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/__init__.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/agent/__init__.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/agent/fifo_vip_agent.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/agent/fifo_vip_driver.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/agent/fifo_vip_monitor.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/agent/fifo_vip_sequencer.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/common/__init__.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/common/fifo_vip_config.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/common/fifo_vip_seq_item.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/common/fifo_vip_types.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/env/__init__.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/env/fifo_vip_env.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/env/fifo_vip_scoreboard.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/sequences/__init__.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/sequences/fifo_vip_base_seq.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/sequences/fifo_vip_read_req_seq.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/sequences/fifo_vip_write_req_seq.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/tb_fifo.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/tests/__init__.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/tests/fifo_vip_base_test.py Weiyet_RTLStructLib/source/FIFO/vip/pyuvm/tests/fifo_vip_simple_test.py Weiyet_RTLStructLib/source/FIFO/vip/uvm/README.md Weiyet_RTLStructLib/source/FIFO/vip/uvm/agent/fifo_vip_agent.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/agent/fifo_vip_driver.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/agent/fifo_vip_monitor.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/agent/fifo_vip_sequencer.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/common/fifo_vip_config.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/common/fifo_vip_pkg.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/common/fifo_vip_seq_item.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/env/fifo_vip_env.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/env/fifo_vip_scoreboard.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/interface/fifo_vip_if.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/sequences/fifo_vip_base_seq.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/sequences/fifo_vip_read_req_seq.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/sequences/fifo_vip_write_req_seq.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/sim/tb_top.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/sim/tests/fifo_vip_base_test.sv Weiyet_RTLStructLib/source/FIFO/vip/uvm/sim/tests/fifo_vip_simple_test.sv Weiyet_RTLStructLib/source/Hash_Table/README.md Weiyet_RTLStructLib/source/Hash_Table/src/hash_table.sv Weiyet_RTLStructLib/source/Hash_Table/src/rtl_list.f Weiyet_RTLStructLib/source/Hash_Table/tb/cocotb/Makefile Weiyet_RTLStructLib/source/Hash_Table/tb/cocotb/tb.py Weiyet_RTLStructLib/source/Hash_Table/tb/sv/Makefile Weiyet_RTLStructLib/source/Hash_Table/tb/sv/tb.sv Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/Makefile Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/README.md Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/__init__.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/agent/__init__.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/agent/ht_vip_agent.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/agent/ht_vip_driver.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/agent/ht_vip_monitor.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/agent/ht_vip_sequencer.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/common/__init__.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/common/ht_vip_config.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/common/ht_vip_seq_item.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/common/ht_vip_types.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/env/__init__.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/env/ht_vip_env.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/env/ht_vip_scoreboard.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/sequences/__init__.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/sequences/ht_vip_base_seq.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/sequences/ht_vip_delete_seq.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/sequences/ht_vip_insert_seq.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/sequences/ht_vip_search_seq.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/tb_ht.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/tests/__init__.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/tests/ht_vip_base_test.py Weiyet_RTLStructLib/source/Hash_Table/vip/pyuvm/tests/ht_vip_simple_test.py Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/README.md Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/agent/ht_vip_agent.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/agent/ht_vip_driver.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/agent/ht_vip_monitor.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/agent/ht_vip_sequencer.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/common/ht_vip_config.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/common/ht_vip_pkg.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/common/ht_vip_seq_item.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/env/ht_vip_env.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/env/ht_vip_scoreboard.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/interface/ht_vip_if.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/sequences/ht_vip_base_seq.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/sequences/ht_vip_delete_seq.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/sequences/ht_vip_insert_seq.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/sequences/ht_vip_search_seq.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/sim/tb_top.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/sim/tests/ht_vip_base_test.sv Weiyet_RTLStructLib/source/Hash_Table/vip/uvm/sim/tests/ht_vip_simple_test.sv Weiyet_RTLStructLib/source/LICENSE Weiyet_RTLStructLib/source/LIFO/README.md Weiyet_RTLStructLib/source/LIFO/src/lifo.sv Weiyet_RTLStructLib/source/LIFO/src/rtl_list.f Weiyet_RTLStructLib/source/LIFO/tb/cocotb/Makefile Weiyet_RTLStructLib/source/LIFO/tb/cocotb/tb.py Weiyet_RTLStructLib/source/LIFO/tb/sv/Makefile Weiyet_RTLStructLib/source/LIFO/tb/sv/tb.sv Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/Makefile Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/README.md Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/__init__.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/agent/__init__.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/agent/lifo_vip_agent.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/agent/lifo_vip_driver.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/agent/lifo_vip_monitor.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/agent/lifo_vip_sequencer.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/common/__init__.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/common/lifo_vip_config.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/common/lifo_vip_seq_item.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/env/__init__.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/env/lifo_vip_env.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/env/lifo_vip_scoreboard.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/sequences/__init__.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/sequences/lifo_vip_base_seq.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/sequences/lifo_vip_pop_seq.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/sequences/lifo_vip_push_seq.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/sequences/lifo_vip_random_seq.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/tb_lifo.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/tests/__init__.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/tests/lifo_vip_base_test.py Weiyet_RTLStructLib/source/LIFO/vip/pyuvm/tests/lifo_vip_simple_test.py Weiyet_RTLStructLib/source/LIFO/vip/uvm/README.md Weiyet_RTLStructLib/source/LIFO/vip/uvm/agent/lifo_vip_agent.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/agent/lifo_vip_driver.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/agent/lifo_vip_monitor.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/agent/lifo_vip_sequencer.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/common/lifo_vip_config.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/common/lifo_vip_pkg.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/common/lifo_vip_seq_item.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/env/lifo_vip_env.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/env/lifo_vip_scoreboard.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/interface/lifo_vip_if.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/sequences/lifo_vip_base_seq.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/sequences/lifo_vip_pop_seq.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/sequences/lifo_vip_push_seq.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/sim/tb_top.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/sim/tests/lifo_vip_base_test.sv Weiyet_RTLStructLib/source/LIFO/vip/uvm/sim/tests/lifo_vip_simple_test.sv Weiyet_RTLStructLib/source/List/README.md Weiyet_RTLStructLib/source/List/src/adder.sv Weiyet_RTLStructLib/source/List/src/list.sv Weiyet_RTLStructLib/source/List/src/rtl_src.f Weiyet_RTLStructLib/source/List/src/sorter.sv Weiyet_RTLStructLib/source/List/tb/cocotb/Makefile Weiyet_RTLStructLib/source/List/tb/cocotb/tb.py Weiyet_RTLStructLib/source/List/tb/sv/Makefile Weiyet_RTLStructLib/source/List/tb/sv/tb.sv Weiyet_RTLStructLib/source/List/vip/pyuvm/FILES_CREATED.md Weiyet_RTLStructLib/source/List/vip/pyuvm/Makefile Weiyet_RTLStructLib/source/List/vip/pyuvm/QUICKSTART.md Weiyet_RTLStructLib/source/List/vip/pyuvm/README.md Weiyet_RTLStructLib/source/List/vip/pyuvm/__init__.py Weiyet_RTLStructLib/source/List/vip/pyuvm/agent/__init__.py Weiyet_RTLStructLib/source/List/vip/pyuvm/agent/list_vip_agent.py Weiyet_RTLStructLib/source/List/vip/pyuvm/agent/list_vip_driver.py Weiyet_RTLStructLib/source/List/vip/pyuvm/agent/list_vip_monitor.py Weiyet_RTLStructLib/source/List/vip/pyuvm/agent/list_vip_sequencer.py Weiyet_RTLStructLib/source/List/vip/pyuvm/common/__init__.py Weiyet_RTLStructLib/source/List/vip/pyuvm/common/list_vip_config.py Weiyet_RTLStructLib/source/List/vip/pyuvm/common/list_vip_seq_item.py Weiyet_RTLStructLib/source/List/vip/pyuvm/common/list_vip_types.py Weiyet_RTLStructLib/source/List/vip/pyuvm/env/__init__.py Weiyet_RTLStructLib/source/List/vip/pyuvm/env/list_vip_env.py Weiyet_RTLStructLib/source/List/vip/pyuvm/env/list_vip_scoreboard.py Weiyet_RTLStructLib/source/List/vip/pyuvm/sequences/__init__.py Weiyet_RTLStructLib/source/List/vip/pyuvm/sequences/list_vip_base_seq.py Weiyet_RTLStructLib/source/List/vip/pyuvm/sequences/list_vip_delete_seq.py Weiyet_RTLStructLib/source/List/vip/pyuvm/sequences/list_vip_find_seq.py Weiyet_RTLStructLib/source/List/vip/pyuvm/sequences/list_vip_insert_seq.py Weiyet_RTLStructLib/source/List/vip/pyuvm/sequences/list_vip_read_seq.py Weiyet_RTLStructLib/source/List/vip/pyuvm/sequences/list_vip_sort_seq.py Weiyet_RTLStructLib/source/List/vip/pyuvm/sequences/list_vip_sum_seq.py Weiyet_RTLStructLib/source/List/vip/pyuvm/tb_list.py Weiyet_RTLStructLib/source/List/vip/pyuvm/tests/__init__.py Weiyet_RTLStructLib/source/List/vip/pyuvm/tests/list_vip_base_test.py Weiyet_RTLStructLib/source/List/vip/pyuvm/tests/list_vip_simple_test.py Weiyet_RTLStructLib/source/List/vip/uvm/README.md Weiyet_RTLStructLib/source/List/vip/uvm/agent/list_vip_agent.sv Weiyet_RTLStructLib/source/List/vip/uvm/agent/list_vip_driver.sv Weiyet_RTLStructLib/source/List/vip/uvm/agent/list_vip_monitor.sv Weiyet_RTLStructLib/source/List/vip/uvm/agent/list_vip_sequencer.sv Weiyet_RTLStructLib/source/List/vip/uvm/common/list_vip_config.sv Weiyet_RTLStructLib/source/List/vip/uvm/common/list_vip_pkg.sv Weiyet_RTLStructLib/source/List/vip/uvm/common/list_vip_seq_item.sv Weiyet_RTLStructLib/source/List/vip/uvm/env/list_vip_env.sv Weiyet_RTLStructLib/source/List/vip/uvm/env/list_vip_scoreboard.sv Weiyet_RTLStructLib/source/List/vip/uvm/interface/list_vip_if.sv Weiyet_RTLStructLib/source/List/vip/uvm/sequences/list_vip_base_seq.sv Weiyet_RTLStructLib/source/List/vip/uvm/sequences/list_vip_delete_seq.sv Weiyet_RTLStructLib/source/List/vip/uvm/sequences/list_vip_find_seq.sv Weiyet_RTLStructLib/source/List/vip/uvm/sequences/list_vip_insert_seq.sv Weiyet_RTLStructLib/source/List/vip/uvm/sequences/list_vip_read_seq.sv Weiyet_RTLStructLib/source/List/vip/uvm/sequences/list_vip_sort_seq.sv Weiyet_RTLStructLib/source/List/vip/uvm/sequences/list_vip_sum_seq.sv Weiyet_RTLStructLib/source/List/vip/uvm/sim/tb_top.sv Weiyet_RTLStructLib/source/List/vip/uvm/sim/tests/list_vip_base_test.sv Weiyet_RTLStructLib/source/List/vip/uvm/sim/tests/list_vip_simple_test.sv Weiyet_RTLStructLib/source/README.md Weiyet_RTLStructLib/source/Singly_Linked_List/README.md Weiyet_RTLStructLib/source/Singly_Linked_List/src/rtl_file.f Weiyet_RTLStructLib/source/Singly_Linked_List/src/singly_linked_list.sv Weiyet_RTLStructLib/source/Singly_Linked_List/tb/cocotb/Makefile Weiyet_RTLStructLib/source/Singly_Linked_List/tb/cocotb/tb.py Weiyet_RTLStructLib/source/Singly_Linked_List/tb/sv/Makefile Weiyet_RTLStructLib/source/Singly_Linked_List/tb/sv/tb.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/FILES_CREATED.md Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/Makefile Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/QUICKSTART.md Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/README.md Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/__init__.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/agent/__init__.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/agent/sll_vip_agent.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/agent/sll_vip_driver.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/agent/sll_vip_monitor.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/agent/sll_vip_sequencer.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/common/__init__.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/common/sll_vip_config.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/common/sll_vip_seq_item.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/common/sll_vip_types.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/env/__init__.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/env/sll_vip_env.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/env/sll_vip_scoreboard.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/sequences/__init__.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/sequences/sll_vip_base_seq.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/sequences/sll_vip_delete_seq.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/sequences/sll_vip_insert_seq.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/sequences/sll_vip_read_seq.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/tb_sll.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/tests/__init__.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/tests/sll_vip_base_test.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/pyuvm/tests/sll_vip_simple_test.py Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/README.md Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/agent/sll_vip_agent.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/agent/sll_vip_driver.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/agent/sll_vip_monitor.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/agent/sll_vip_sequencer.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/common/sll_vip_config.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/common/sll_vip_pkg.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/common/sll_vip_seq_item.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/env/sll_vip_env.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/env/sll_vip_scoreboard.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/interface/sll_vip_if.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/sequences/sll_vip_base_seq.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/sequences/sll_vip_delete_seq.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/sequences/sll_vip_insert_seq.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/sequences/sll_vip_read_seq.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/sim/tb_top.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/sim/tests/sll_vip_base_test.sv Weiyet_RTLStructLib/source/Singly_Linked_List/vip/uvm/sim/tests/sll_vip_simple_test.sv Weiyet_RTLStructLib/source/Systolic_Array/README.md Weiyet_RTLStructLib/source/Systolic_Array/src/pe.sv Weiyet_RTLStructLib/source/Systolic_Array/src/rtl_list.f Weiyet_RTLStructLib/source/Systolic_Array/src/systolic_array.sv Weiyet_RTLStructLib/source/Systolic_Array/src/systolic_array_top.sv Weiyet_RTLStructLib/source/Systolic_Array/tb/cocotb/Makefile Weiyet_RTLStructLib/source/Systolic_Array/tb/cocotb/tb.py Weiyet_RTLStructLib/source/Systolic_Array/tb/sv/Makefile Weiyet_RTLStructLib/source/Systolic_Array/tb/sv/tb.sv Weiyet_RTLStructLib/source/Table/README.md Weiyet_RTLStructLib/source/Table/src/rtl_file.f Weiyet_RTLStructLib/source/Table/src/table.sv Weiyet_RTLStructLib/source/Table/tb/cocotb/Makefile Weiyet_RTLStructLib/source/Table/tb/cocotb/tb.py Weiyet_RTLStructLib/source/Table/tb/sv/Makefile Weiyet_RTLStructLib/source/Table/tb/sv/tb.sv Weiyet_RTLStructLib/source/Table/vip/pyuvm/Makefile Weiyet_RTLStructLib/source/Table/vip/pyuvm/README.md Weiyet_RTLStructLib/source/Table/vip/pyuvm/__init__.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/agent/__init__.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/agent/table_vip_agent.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/agent/table_vip_driver.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/agent/table_vip_monitor.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/agent/table_vip_sequencer.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/common/__init__.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/common/table_vip_config.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/common/table_vip_seq_item.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/env/__init__.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/env/table_vip_env.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/env/table_vip_scoreboard.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/sequences/__init__.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/sequences/table_vip_base_seq.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/sequences/table_vip_random_seq.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/sequences/table_vip_read_seq.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/sequences/table_vip_write_seq.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/tb_table.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/tests/__init__.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/tests/table_vip_base_test.py Weiyet_RTLStructLib/source/Table/vip/pyuvm/tests/table_vip_simple_test.py Weiyet_RTLStructLib/source/Table/vip/uvm/README.md Weiyet_RTLStructLib/source/Table/vip/uvm/agent/table_vip_agent.sv Weiyet_RTLStructLib/source/Table/vip/uvm/agent/table_vip_driver.sv Weiyet_RTLStructLib/source/Table/vip/uvm/agent/table_vip_monitor.sv Weiyet_RTLStructLib/source/Table/vip/uvm/agent/table_vip_sequencer.sv Weiyet_RTLStructLib/source/Table/vip/uvm/common/table_vip_config.sv Weiyet_RTLStructLib/source/Table/vip/uvm/common/table_vip_pkg.sv Weiyet_RTLStructLib/source/Table/vip/uvm/common/table_vip_seq_item.sv Weiyet_RTLStructLib/source/Table/vip/uvm/env/table_vip_env.sv Weiyet_RTLStructLib/source/Table/vip/uvm/env/table_vip_scoreboard.sv Weiyet_RTLStructLib/source/Table/vip/uvm/interface/table_vip_if.sv Weiyet_RTLStructLib/source/Table/vip/uvm/sequences/table_vip_base_seq.sv Weiyet_RTLStructLib/source/Table/vip/uvm/sequences/table_vip_read_seq.sv Weiyet_RTLStructLib/source/Table/vip/uvm/sequences/table_vip_write_seq.sv Weiyet_RTLStructLib/source/Table/vip/uvm/sim/tb_top.sv Weiyet_RTLStructLib/source/Table/vip/uvm/sim/tests/table_vip_base_test.sv Weiyet_RTLStructLib/source/Table/vip/uvm/sim/tests/table_vip_simple_test.sv Weiyet_RTLStructLib/source/Utils/tb/cocotb/Makefile Weiyet_RTLStructLib/source/Utils/tb/sv/Makefile Weiyet_RTLStructLib/source/assets/RTLStructLib_logo.png aditeyabaral_DDCO-Lab-UE18CS207/candidates/alu__lib/bugs/operator_typo/buggy_waveform.vcd aditeyabaral_DDCO-Lab-UE18CS207/candidates/alu__lib/bugs/operator_typo/diff.patch aditeyabaral_DDCO-Lab-UE18CS207/candidates/alu__lib/bugs/operator_typo/metadata.json aditeyabaral_DDCO-Lab-UE18CS207/candidates/alu__lib/bugs/operator_typo/sim_log.txt aditeyabaral_DDCO-Lab-UE18CS207/candidates/alu__lib/golden_waveform.fst aditeyabaral_DDCO-Lab-UE18CS207/candidates/alu__lib/sim.sh aditeyabaral_DDCO-Lab-UE18CS207/candidates/fa4__lib/bugs/operator_typo/buggy_waveform.vcd aditeyabaral_DDCO-Lab-UE18CS207/candidates/fa4__lib/bugs/operator_typo/diff.patch aditeyabaral_DDCO-Lab-UE18CS207/candidates/fa4__lib/bugs/operator_typo/metadata.json aditeyabaral_DDCO-Lab-UE18CS207/candidates/fa4__lib/bugs/operator_typo/sim_log.txt aditeyabaral_DDCO-Lab-UE18CS207/candidates/fa4__lib/golden_waveform.fst aditeyabaral_DDCO-Lab-UE18CS207/candidates/fa4__lib/sim.sh aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__lib/bugs/inverted_condition/buggy_waveform.vcd aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__lib/bugs/inverted_condition/diff.patch aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__lib/bugs/inverted_condition/metadata.json aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__lib/bugs/inverted_condition/sim_log.txt aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__lib/bugs/operator_typo/buggy_waveform.vcd aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__lib/bugs/operator_typo/diff.patch aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__lib/bugs/operator_typo/metadata.json aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__lib/bugs/operator_typo/sim_log.txt aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__lib/golden_waveform.fst aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__lib/sim.sh aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__mproc_mem/bugs/wrong_bitwidth/buggy_waveform.vcd aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__mproc_mem/bugs/wrong_bitwidth/diff.patch aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__mproc_mem/bugs/wrong_bitwidth/metadata.json aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__mproc_mem/bugs/wrong_bitwidth/sim_log.txt aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__mproc_mem/golden_waveform.fst aditeyabaral_DDCO-Lab-UE18CS207/candidates/mproc_mem__mproc_mem/sim.sh aditeyabaral_DDCO-Lab-UE18CS207/candidates/pc__lib/bugs/inverted_condition/buggy_waveform.vcd aditeyabaral_DDCO-Lab-UE18CS207/candidates/pc__lib/bugs/inverted_condition/diff.patch aditeyabaral_DDCO-Lab-UE18CS207/candidates/pc__lib/bugs/inverted_condition/metadata.json aditeyabaral_DDCO-Lab-UE18CS207/candidates/pc__lib/bugs/inverted_condition/sim_log.txt aditeyabaral_DDCO-Lab-UE18CS207/candidates/pc__lib/bugs/operator_typo/buggy_waveform.vcd aditeyabaral_DDCO-Lab-UE18CS207/candidates/pc__lib/bugs/operator_typo/diff.patch aditeyabaral_DDCO-Lab-UE18CS207/candidates/pc__lib/bugs/operator_typo/metadata.json aditeyabaral_DDCO-Lab-UE18CS207/candidates/pc__lib/bugs/operator_typo/sim_log.txt aditeyabaral_DDCO-Lab-UE18CS207/candidates/pc__lib/golden_waveform.fst aditeyabaral_DDCO-Lab-UE18CS207/candidates/pc__lib/sim.sh aditeyabaral_DDCO-Lab-UE18CS207/candidates/reg_alu__lib/bugs/inverted_condition/buggy_waveform.vcd aditeyabaral_DDCO-Lab-UE18CS207/candidates/reg_alu__lib/bugs/inverted_condition/diff.patch aditeyabaral_DDCO-Lab-UE18CS207/candidates/reg_alu__lib/bugs/inverted_condition/metadata.json aditeyabaral_DDCO-Lab-UE18CS207/candidates/reg_alu__lib/bugs/inverted_condition/sim_log.txt aditeyabaral_DDCO-Lab-UE18CS207/candidates/reg_alu__lib/bugs/operator_typo/buggy_waveform.vcd aditeyabaral_DDCO-Lab-UE18CS207/candidates/reg_alu__lib/bugs/operator_typo/diff.patch aditeyabaral_DDCO-Lab-UE18CS207/candidates/reg_alu__lib/bugs/operator_typo/metadata.json aditeyabaral_DDCO-Lab-UE18CS207/candidates/reg_alu__lib/bugs/operator_typo/sim_log.txt aditeyabaral_DDCO-Lab-UE18CS207/candidates/reg_alu__lib/golden_waveform.fst aditeyabaral_DDCO-Lab-UE18CS207/candidates/reg_alu__lib/sim.sh aditeyabaral_DDCO-Lab-UE18CS207/source/README.md aditeyabaral_DDCO-Lab-UE18CS207/source/Week 1/Test.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 1/Test.vcd aditeyabaral_DDCO-Lab-UE18CS207/source/Week 1/Test_obj aditeyabaral_DDCO-Lab-UE18CS207/source/Week 1/testbench.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 2/README aditeyabaral_DDCO-Lab-UE18CS207/source/Week 2/aa aditeyabaral_DDCO-Lab-UE18CS207/source/Week 2/add.pdf aditeyabaral_DDCO-Lab-UE18CS207/source/Week 2/add.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 2/fulladd.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 2/lib.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 2/tb_add aditeyabaral_DDCO-Lab-UE18CS207/source/Week 2/tb_add.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 2/tb_add.vcd aditeyabaral_DDCO-Lab-UE18CS207/source/Week 3/alu.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 3/lib.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 3/tb_alu aditeyabaral_DDCO-Lab-UE18CS207/source/Week 3/tb_alu.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 3/tb_alu.vcd aditeyabaral_DDCO-Lab-UE18CS207/source/Week 4/Output.png aditeyabaral_DDCO-Lab-UE18CS207/source/Week 4/alu.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 4/lib.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 4/tb_alu aditeyabaral_DDCO-Lab-UE18CS207/source/Week 4/tb_alu.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 4/tb_alu.vcd aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/Output.pdf aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/Reg_Arr.docx aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/a3.pdf aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/alu.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/lib.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/reg_alu.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/tb_reg_alu aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/tb_reg_alu.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/tb_reg_alu.vcd aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/tb_reg_file aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/tb_reg_file.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 5/tb_reg_file.vcd aditeyabaral_DDCO-Lab-UE18CS207/source/Week 6/Output.pdf aditeyabaral_DDCO-Lab-UE18CS207/source/Week 6/lib.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 6/pc.pdf aditeyabaral_DDCO-Lab-UE18CS207/source/Week 6/pc.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 6/tb_pc aditeyabaral_DDCO-Lab-UE18CS207/source/Week 6/tb_pc.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 6/tb_pc.vcd aditeyabaral_DDCO-Lab-UE18CS207/source/Week 7/Output.pdf aditeyabaral_DDCO-Lab-UE18CS207/source/Week 7/alu.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 7/lib.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 7/mproc-1.pdf aditeyabaral_DDCO-Lab-UE18CS207/source/Week 7/mproc.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 7/mproc_mem.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 7/pc.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 7/reg_alu.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 7/tb_mproc_mem aditeyabaral_DDCO-Lab-UE18CS207/source/Week 7/tb_mproc_mem.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 7/tb_mproc_mem.vcd aditeyabaral_DDCO-Lab-UE18CS207/source/Week 9/Output.pdf aditeyabaral_DDCO-Lab-UE18CS207/source/Week 9/alu.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 9/lib.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 9/mproc-2.pdf aditeyabaral_DDCO-Lab-UE18CS207/source/Week 9/mproc.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 9/mproc_mem.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 9/pc.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 9/reg_alu.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 9/tb_mproc_mem aditeyabaral_DDCO-Lab-UE18CS207/source/Week 9/tb_mproc_mem.v aditeyabaral_DDCO-Lab-UE18CS207/source/Week 9/tb_mproc_mem.vcd apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/concat_swap/diff.patch apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/concat_swap/metadata.json apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/concat_swap/sim_log.txt apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/inverted_condition/diff.patch apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/inverted_condition/metadata.json apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/inverted_condition/sim_log.txt apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/missing_enable/diff.patch apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/missing_enable/metadata.json apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/missing_enable/sim_log.txt apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/missing_reset/buggy_waveform.fst apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/missing_reset/diff.patch apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/missing_reset/metadata.json apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/missing_reset/sim_log.txt apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/off_by_one_counter/diff.patch apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/off_by_one_counter/metadata.json apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/off_by_one_counter/sim_log.txt apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/signal_typo/diff.patch apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/signal_typo/metadata.json apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/signal_typo/sim_log.txt apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/wrong_bitwidth/diff.patch apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/wrong_bitwidth/metadata.json apfaudio_eurorack-pmod/candidates/ak4619__ak4619/bugs/wrong_bitwidth/sim_log.txt apfaudio_eurorack-pmod/candidates/ak4619__ak4619/golden_waveform.fst apfaudio_eurorack-pmod/candidates/ak4619__ak4619/sim.sh apfaudio_eurorack-pmod/candidates/cal__cal/bugs/inverted_condition/diff.patch apfaudio_eurorack-pmod/candidates/cal__cal/bugs/inverted_condition/metadata.json apfaudio_eurorack-pmod/candidates/cal__cal/bugs/inverted_condition/sim_log.txt apfaudio_eurorack-pmod/candidates/cal__cal/bugs/missing_enable/diff.patch apfaudio_eurorack-pmod/candidates/cal__cal/bugs/missing_enable/metadata.json apfaudio_eurorack-pmod/candidates/cal__cal/bugs/missing_enable/sim_log.txt apfaudio_eurorack-pmod/candidates/cal__cal/bugs/missing_reset/buggy_waveform.fst apfaudio_eurorack-pmod/candidates/cal__cal/bugs/missing_reset/diff.patch apfaudio_eurorack-pmod/candidates/cal__cal/bugs/missing_reset/metadata.json apfaudio_eurorack-pmod/candidates/cal__cal/bugs/missing_reset/sim_log.txt apfaudio_eurorack-pmod/candidates/cal__cal/bugs/signal_typo/diff.patch apfaudio_eurorack-pmod/candidates/cal__cal/bugs/signal_typo/metadata.json apfaudio_eurorack-pmod/candidates/cal__cal/bugs/signal_typo/sim_log.txt apfaudio_eurorack-pmod/candidates/cal__cal/bugs/state_transition/diff.patch apfaudio_eurorack-pmod/candidates/cal__cal/bugs/state_transition/metadata.json apfaudio_eurorack-pmod/candidates/cal__cal/bugs/state_transition/sim_log.txt apfaudio_eurorack-pmod/candidates/cal__cal/bugs/wrong_bitwidth/buggy_waveform.fst apfaudio_eurorack-pmod/candidates/cal__cal/bugs/wrong_bitwidth/diff.patch apfaudio_eurorack-pmod/candidates/cal__cal/bugs/wrong_bitwidth/metadata.json apfaudio_eurorack-pmod/candidates/cal__cal/bugs/wrong_bitwidth/sim_log.txt apfaudio_eurorack-pmod/candidates/cal__cal/golden_waveform.fst apfaudio_eurorack-pmod/candidates/cal__cal/sim.sh apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/inverted_condition/diff.patch apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/inverted_condition/metadata.json apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/inverted_condition/sim_log.txt apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/missing_enable/diff.patch apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/missing_enable/metadata.json apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/missing_enable/sim_log.txt apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/missing_reset/diff.patch apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/missing_reset/metadata.json apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/missing_reset/sim_log.txt apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/signal_typo/diff.patch apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/signal_typo/metadata.json apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/signal_typo/sim_log.txt apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/unconnected_port/diff.patch apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/unconnected_port/metadata.json apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/unconnected_port/sim_log.txt apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/wrong_bitwidth/diff.patch apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/wrong_bitwidth/metadata.json apfaudio_eurorack-pmod/candidates/top__debug_uart/bugs/wrong_bitwidth/sim_log.txt apfaudio_eurorack-pmod/candidates/top__debug_uart/golden_waveform.fst apfaudio_eurorack-pmod/candidates/top__debug_uart/sim.sh apfaudio_eurorack-pmod/candidates/top__eurorack_pmod/bugs/signal_typo/diff.patch apfaudio_eurorack-pmod/candidates/top__eurorack_pmod/bugs/signal_typo/metadata.json apfaudio_eurorack-pmod/candidates/top__eurorack_pmod/bugs/signal_typo/sim_log.txt apfaudio_eurorack-pmod/candidates/top__eurorack_pmod/bugs/unconnected_port/diff.patch apfaudio_eurorack-pmod/candidates/top__eurorack_pmod/bugs/unconnected_port/metadata.json apfaudio_eurorack-pmod/candidates/top__eurorack_pmod/bugs/unconnected_port/sim_log.txt apfaudio_eurorack-pmod/candidates/top__eurorack_pmod/bugs/wrong_bitwidth/diff.patch apfaudio_eurorack-pmod/candidates/top__eurorack_pmod/bugs/wrong_bitwidth/metadata.json apfaudio_eurorack-pmod/candidates/top__eurorack_pmod/bugs/wrong_bitwidth/sim_log.txt apfaudio_eurorack-pmod/candidates/top__eurorack_pmod/golden_waveform.fst apfaudio_eurorack-pmod/candidates/top__eurorack_pmod/sim.sh apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/inverted_condition/diff.patch apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/inverted_condition/metadata.json apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/inverted_condition/sim_log.txt apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/missing_enable/diff.patch apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/missing_enable/metadata.json apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/missing_enable/sim_log.txt apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/missing_reset/diff.patch apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/missing_reset/metadata.json apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/missing_reset/sim_log.txt apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/signal_typo/diff.patch apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/signal_typo/metadata.json apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/signal_typo/sim_log.txt apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/state_transition/diff.patch apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/state_transition/metadata.json apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/state_transition/sim_log.txt apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/unconnected_port/diff.patch apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/unconnected_port/metadata.json apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/unconnected_port/sim_log.txt apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/wrong_bitwidth/diff.patch apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/wrong_bitwidth/metadata.json apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/bugs/wrong_bitwidth/sim_log.txt apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/golden_waveform.fst apfaudio_eurorack-pmod/candidates/top__pmod_i2c_master/sim.sh apfaudio_eurorack-pmod/candidates/top__sysmgr/bugs/unconnected_port/diff.patch apfaudio_eurorack-pmod/candidates/top__sysmgr/bugs/unconnected_port/metadata.json apfaudio_eurorack-pmod/candidates/top__sysmgr/bugs/unconnected_port/sim_log.txt apfaudio_eurorack-pmod/candidates/top__sysmgr/bugs/wrong_bitwidth/diff.patch apfaudio_eurorack-pmod/candidates/top__sysmgr/bugs/wrong_bitwidth/metadata.json apfaudio_eurorack-pmod/candidates/top__sysmgr/bugs/wrong_bitwidth/sim_log.txt apfaudio_eurorack-pmod/candidates/top__sysmgr/golden_waveform.fst apfaudio_eurorack-pmod/candidates/top__sysmgr/sim.sh apfaudio_eurorack-pmod/candidates/top__top/bugs/missing_reset/diff.patch apfaudio_eurorack-pmod/candidates/top__top/bugs/missing_reset/metadata.json apfaudio_eurorack-pmod/candidates/top__top/bugs/missing_reset/sim_log.txt apfaudio_eurorack-pmod/candidates/top__top/bugs/signal_typo/diff.patch apfaudio_eurorack-pmod/candidates/top__top/bugs/signal_typo/metadata.json apfaudio_eurorack-pmod/candidates/top__top/bugs/signal_typo/sim_log.txt apfaudio_eurorack-pmod/candidates/top__top/bugs/unconnected_port/diff.patch apfaudio_eurorack-pmod/candidates/top__top/bugs/unconnected_port/metadata.json apfaudio_eurorack-pmod/candidates/top__top/bugs/unconnected_port/sim_log.txt apfaudio_eurorack-pmod/candidates/top__top/bugs/wrong_bitwidth/diff.patch apfaudio_eurorack-pmod/candidates/top__top/bugs/wrong_bitwidth/metadata.json apfaudio_eurorack-pmod/candidates/top__top/bugs/wrong_bitwidth/sim_log.txt apfaudio_eurorack-pmod/candidates/top__top/golden_waveform.fst apfaudio_eurorack-pmod/candidates/top__top/sim.sh apfaudio_eurorack-pmod/candidates/transpose__delayline/bugs/missing_enable/buggy_waveform.fst apfaudio_eurorack-pmod/candidates/transpose__delayline/bugs/missing_enable/diff.patch apfaudio_eurorack-pmod/candidates/transpose__delayline/bugs/missing_enable/metadata.json apfaudio_eurorack-pmod/candidates/transpose__delayline/bugs/missing_enable/sim_log.txt apfaudio_eurorack-pmod/candidates/transpose__delayline/bugs/signal_typo/buggy_waveform.fst apfaudio_eurorack-pmod/candidates/transpose__delayline/bugs/signal_typo/diff.patch apfaudio_eurorack-pmod/candidates/transpose__delayline/bugs/signal_typo/metadata.json apfaudio_eurorack-pmod/candidates/transpose__delayline/bugs/signal_typo/sim_log.txt apfaudio_eurorack-pmod/candidates/transpose__delayline/bugs/wrong_bitwidth/diff.patch apfaudio_eurorack-pmod/candidates/transpose__delayline/bugs/wrong_bitwidth/metadata.json apfaudio_eurorack-pmod/candidates/transpose__delayline/bugs/wrong_bitwidth/sim_log.txt apfaudio_eurorack-pmod/candidates/transpose__delayline/golden_waveform.fst apfaudio_eurorack-pmod/candidates/transpose__delayline/sim.sh apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/inverted_condition/diff.patch apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/inverted_condition/metadata.json apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/inverted_condition/sim_log.txt apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/missing_enable/diff.patch apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/missing_enable/metadata.json apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/missing_enable/sim_log.txt apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/off_by_one_counter/diff.patch apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/off_by_one_counter/metadata.json apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/off_by_one_counter/sim_log.txt apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/signal_typo/buggy_waveform.fst apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/signal_typo/diff.patch apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/signal_typo/metadata.json apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/signal_typo/sim_log.txt apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/unconnected_port/diff.patch apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/unconnected_port/metadata.json apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/unconnected_port/sim_log.txt apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/wrong_bitwidth/buggy_waveform.fst apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/wrong_bitwidth/diff.patch apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/wrong_bitwidth/metadata.json apfaudio_eurorack-pmod/candidates/transpose__transpose/bugs/wrong_bitwidth/sim_log.txt apfaudio_eurorack-pmod/candidates/transpose__transpose/golden_waveform.fst apfaudio_eurorack-pmod/candidates/transpose__transpose/sim.sh apfaudio_eurorack-pmod/candidates/vca__vca/bugs/signal_typo/diff.patch apfaudio_eurorack-pmod/candidates/vca__vca/bugs/signal_typo/metadata.json apfaudio_eurorack-pmod/candidates/vca__vca/bugs/signal_typo/sim_log.txt apfaudio_eurorack-pmod/candidates/vca__vca/bugs/wrong_bitwidth/buggy_waveform.fst apfaudio_eurorack-pmod/candidates/vca__vca/bugs/wrong_bitwidth/diff.patch apfaudio_eurorack-pmod/candidates/vca__vca/bugs/wrong_bitwidth/metadata.json apfaudio_eurorack-pmod/candidates/vca__vca/bugs/wrong_bitwidth/sim_log.txt apfaudio_eurorack-pmod/candidates/vca__vca/golden_waveform.fst apfaudio_eurorack-pmod/candidates/vca__vca/sim.sh apfaudio_eurorack-pmod/source/.gitattributes apfaudio_eurorack-pmod/source/.github/workflows/main.yml apfaudio_eurorack-pmod/source/.gitignore apfaudio_eurorack-pmod/source/.gitmodules apfaudio_eurorack-pmod/source/LICENSE apfaudio_eurorack-pmod/source/README.md apfaudio_eurorack-pmod/source/docs/img/labelled.jpg apfaudio_eurorack-pmod/source/docs/img/leds_front.jpg apfaudio_eurorack-pmod/source/docs/img/oshw.svg apfaudio_eurorack-pmod/source/docs/img/panel.jpg apfaudio_eurorack-pmod/source/docs/img/pmod_insystem.jpg apfaudio_eurorack-pmod/source/docs/img/pmod_top.jpg apfaudio_eurorack-pmod/source/docs/img/r33_bottom.jpg apfaudio_eurorack-pmod/source/docs/img/r33_labelled.png apfaudio_eurorack-pmod/source/docs/img/r33_panel.jpg apfaudio_eurorack-pmod/source/docs/img/r33_top.jpg apfaudio_eurorack-pmod/source/gateware/.gitignore apfaudio_eurorack-pmod/source/gateware/Makefile apfaudio_eurorack-pmod/source/gateware/boards/colorlight_i5/Makefile apfaudio_eurorack-pmod/source/gateware/boards/colorlight_i5/pinmap.lpf apfaudio_eurorack-pmod/source/gateware/boards/colorlight_i5/sysmgr.v apfaudio_eurorack-pmod/source/gateware/boards/colorlight_i9/Makefile apfaudio_eurorack-pmod/source/gateware/boards/colorlight_i9/pinmap.lpf apfaudio_eurorack-pmod/source/gateware/boards/ecpix5/Makefile apfaudio_eurorack-pmod/source/gateware/boards/ecpix5/pinmap.lpf apfaudio_eurorack-pmod/source/gateware/boards/ecpix5/sysmgr.v apfaudio_eurorack-pmod/source/gateware/boards/gatemate_evb/Makefile apfaudio_eurorack-pmod/source/gateware/boards/gatemate_evb/README.md apfaudio_eurorack-pmod/source/gateware/boards/gatemate_evb/pinmap.ccf apfaudio_eurorack-pmod/source/gateware/boards/gatemate_evb/sysmgr.v apfaudio_eurorack-pmod/source/gateware/boards/icebreaker/Makefile apfaudio_eurorack-pmod/source/gateware/boards/icebreaker/pinmap.pcf apfaudio_eurorack-pmod/source/gateware/boards/icebreaker/sysmgr.v apfaudio_eurorack-pmod/source/gateware/boards/icesugar/Makefile apfaudio_eurorack-pmod/source/gateware/boards/icesugar/pinmap.pcf apfaudio_eurorack-pmod/source/gateware/boards/pico_ice/Makefile apfaudio_eurorack-pmod/source/gateware/boards/pico_ice/README.md apfaudio_eurorack-pmod/source/gateware/boards/pico_ice/pinmap.pcf apfaudio_eurorack-pmod/source/gateware/boards/pico_ice/sysmgr.v apfaudio_eurorack-pmod/source/gateware/boards/tiliqua_r5/Makefile apfaudio_eurorack-pmod/source/gateware/boards/tiliqua_r5/pinmap.lpf apfaudio_eurorack-pmod/source/gateware/boards/tiliqua_r5/sysmgr.v apfaudio_eurorack-pmod/source/gateware/cal/cal.py apfaudio_eurorack-pmod/source/gateware/cal/cal.sv apfaudio_eurorack-pmod/source/gateware/cal/cal_mem_default_r31.hex apfaudio_eurorack-pmod/source/gateware/cal/cal_mem_default_r33.hex apfaudio_eurorack-pmod/source/gateware/cal/cal_mem_default_r35.hex apfaudio_eurorack-pmod/source/gateware/cal/debug_uart.sv apfaudio_eurorack-pmod/source/gateware/cores/bitcrush.sv apfaudio_eurorack-pmod/source/gateware/cores/clkdiv.sv apfaudio_eurorack-pmod/source/gateware/cores/digital_echo.sv apfaudio_eurorack-pmod/source/gateware/cores/filter.sv apfaudio_eurorack-pmod/source/gateware/cores/mirror.sv apfaudio_eurorack-pmod/source/gateware/cores/pitch_shift.sv apfaudio_eurorack-pmod/source/gateware/cores/sampler.sv apfaudio_eurorack-pmod/source/gateware/cores/seqswitch.sv apfaudio_eurorack-pmod/source/gateware/cores/touch_cv.sv apfaudio_eurorack-pmod/source/gateware/cores/util/dc_block.sv apfaudio_eurorack-pmod/source/gateware/cores/util/delayline.sv apfaudio_eurorack-pmod/source/gateware/cores/util/echo.sv apfaudio_eurorack-pmod/source/gateware/cores/util/filter/karlsen_fast_ladder.py apfaudio_eurorack-pmod/source/gateware/cores/util/filter/karlsen_lpf.sv apfaudio_eurorack-pmod/source/gateware/cores/util/filter/karlsen_lpf_pipelined.sv apfaudio_eurorack-pmod/source/gateware/cores/util/filter/karlsen_lpf_pipelined_sim.mk apfaudio_eurorack-pmod/source/gateware/cores/util/filter/karlsen_lpf_sim.mk apfaudio_eurorack-pmod/source/gateware/cores/util/filter/tb_karlsen_lpf.py apfaudio_eurorack-pmod/source/gateware/cores/util/sampler_data/clap.hex apfaudio_eurorack-pmod/source/gateware/cores/util/sampler_data/clap.wav apfaudio_eurorack-pmod/source/gateware/cores/util/sampler_data/wav_to_hex.py apfaudio_eurorack-pmod/source/gateware/cores/util/transpose.sv apfaudio_eurorack-pmod/source/gateware/cores/util/vco/gen_v_oct_lut.py apfaudio_eurorack-pmod/source/gateware/cores/util/vco/gen_wavetable.py apfaudio_eurorack-pmod/source/gateware/cores/util/vco/v_oct_lut.hex apfaudio_eurorack-pmod/source/gateware/cores/util/vco/wavetable.hex apfaudio_eurorack-pmod/source/gateware/cores/util/wavetable_osc.sv apfaudio_eurorack-pmod/source/gateware/cores/vca.sv apfaudio_eurorack-pmod/source/gateware/cores/vco.sv apfaudio_eurorack-pmod/source/gateware/drivers/ak4619-cfg.hex apfaudio_eurorack-pmod/source/gateware/drivers/ak4619.sv apfaudio_eurorack-pmod/source/gateware/drivers/cy8cmbr3108-cfg-r35.hex apfaudio_eurorack-pmod/source/gateware/drivers/cy8cmbr3108-cfg.hex apfaudio_eurorack-pmod/source/gateware/drivers/cy8cmbr3108.py apfaudio_eurorack-pmod/source/gateware/drivers/pca9635-cfg.hex apfaudio_eurorack-pmod/source/gateware/drivers/pmod_i2c_master.sv apfaudio_eurorack-pmod/source/gateware/eurorack_pmod.sv apfaudio_eurorack-pmod/source/gateware/mk/common.mk apfaudio_eurorack-pmod/source/gateware/mk/ecp5.mk apfaudio_eurorack-pmod/source/gateware/mk/gatemate.mk apfaudio_eurorack-pmod/source/gateware/mk/ice40.mk apfaudio_eurorack-pmod/source/gateware/scripts/lut_usage.sh apfaudio_eurorack-pmod/source/gateware/scripts/verilator_lint.sh apfaudio_eurorack-pmod/source/gateware/sim/00_run.sh apfaudio_eurorack-pmod/source/gateware/sim/01_clean.sh apfaudio_eurorack-pmod/source/gateware/sim/ak4619/Makefile apfaudio_eurorack-pmod/source/gateware/sim/ak4619/tb_ak4619.py apfaudio_eurorack-pmod/source/gateware/sim/cal/Makefile apfaudio_eurorack-pmod/source/gateware/sim/cal/cal/cal_mem_default_r31.hex apfaudio_eurorack-pmod/source/gateware/sim/cal/tb_cal.py apfaudio_eurorack-pmod/source/gateware/sim/integration/Makefile apfaudio_eurorack-pmod/source/gateware/sim/integration/cal/cal_mem_default_r31.hex apfaudio_eurorack-pmod/source/gateware/sim/integration/drivers/ak4619-cfg.hex apfaudio_eurorack-pmod/source/gateware/sim/integration/drivers/pca9635-cfg.hex apfaudio_eurorack-pmod/source/gateware/sim/integration/tb_integration.py apfaudio_eurorack-pmod/source/gateware/sim/pmod_i2c_master/Makefile apfaudio_eurorack-pmod/source/gateware/sim/pmod_i2c_master/drivers/ak4619-cfg.hex apfaudio_eurorack-pmod/source/gateware/sim/pmod_i2c_master/tb_pmod_i2c_master.py apfaudio_eurorack-pmod/source/gateware/sim/transpose/Makefile apfaudio_eurorack-pmod/source/gateware/sim/transpose/tb_transpose.py apfaudio_eurorack-pmod/source/gateware/sim/util/combine_results.py apfaudio_eurorack-pmod/source/gateware/sim/util/i2s.py apfaudio_eurorack-pmod/source/gateware/sim/vca/Makefile apfaudio_eurorack-pmod/source/gateware/sim/vca/tb_vca.py apfaudio_eurorack-pmod/source/gateware/top.sv apfaudio_eurorack-pmod/source/hardware/datasheets/XZMDKVG55W-4.pdf apfaudio_eurorack-pmod/source/hardware/datasheets/ak4619vn-en-datasheet.pdf apfaudio_eurorack-pmod/source/hardware/datasheets/pj-301b.pdf apfaudio_eurorack-pmod/source/hardware/datasheets/pj-324m0.pdf apfaudio_eurorack-pmod/source/hardware/datasheets/pmod-interface-specification-1_2_0.pdf apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/dual_mono_inputs.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/dual_mono_outputs.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/eurorack-pmod-panel/eurorack-pmod-panel.kicad_pcb apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/eurorack-pmod-panel/eurorack-pmod-panel.kicad_pro apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/eurorack-pmod-panel/eurorack-pmod-panel.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/eurorack-pmod-pcb.kicad_pcb apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/eurorack-pmod-pcb.kicad_pro apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/eurorack-pmod-pcb.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/eurorack-pmod-pcb.step apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/eurorack-pmod-pcb.xlsx apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/fp-lib-table apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r2.2/sym-lib-table apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.1/dual_mono_inputs.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.1/dual_mono_outputs.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.1/eurorack-pmod-pcb.kicad_pcb apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.1/eurorack-pmod-pcb.kicad_pro apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.1/eurorack-pmod-pcb.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.1/fp-lib-table apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.1/led_driver.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.1/sym-lib-table apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.1/vref.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.2/dual_mono_inputs.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.2/dual_mono_outputs.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.2/eurorack-pmod-pcb.kicad_pcb apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.2/eurorack-pmod-pcb.kicad_pro apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.2/eurorack-pmod-pcb.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.2/fp-lib-table apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.2/led_driver.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.2/power_conn.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.2/sym-lib-table apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.2/vref.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.3/dual_mono_inputs.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.3/dual_mono_outputs.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.3/eurorack-pmod-pcb.kicad_pcb apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.3/eurorack-pmod-pcb.kicad_pro apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.3/eurorack-pmod-pcb.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.3/fp-lib-table apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.3/led_driver.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.3/power_conn.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.3/sym-lib-table apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.3/vref.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.5/dual_mono_inputs.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.5/dual_mono_outputs.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.5/eurorack-pmod-pcb.kicad_pcb apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.5/eurorack-pmod-pcb.kicad_pro apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.5/eurorack-pmod-pcb.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.5/fp-lib-table apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.5/led_driver.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.5/power_conn.kicad_sch apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.5/sym-lib-table apfaudio_eurorack-pmod/source/hardware/eurorack-pmod-r3.5/vref.kicad_sch apfaudio_eurorack-pmod/source/hardware/fab/rev_2_2.zip apfaudio_eurorack-pmod/source/hardware/fab/rev_3_0.zip apfaudio_eurorack-pmod/source/hardware/fab/rev_3_1.zip apfaudio_eurorack-pmod/source/hardware/fab/rev_3_1_panel.zip apfaudio_eurorack-pmod/source/hardware/fab/rev_3_2/rev_3_2_gerbers.zip apfaudio_eurorack-pmod/source/hardware/fab/rev_3_2/rev_3_2_pnp.zip apfaudio_eurorack-pmod/source/hardware/fab/rev_3_3/eurorack-pmod-pcb_bom_jlc.csv apfaudio_eurorack-pmod/source/hardware/fab/rev_3_3/eurorack-pmod-pcb_cpl_jlc.csv apfaudio_eurorack-pmod/source/hardware/fab/rev_3_3/eurorack-pmod-r3.3-panel-gerber.zip apfaudio_eurorack-pmod/source/hardware/fab/rev_3_3/eurorack-pmod-r3.3-pcba-gerber.zip apfaudio_eurorack-pmod/source/hardware/libs/custom/AudioJacksFixed.pretty/Jack_3.5mm_QingPu_WQP-PJ301BM_Vertical.kicad_mod apfaudio_eurorack-pmod/source/hardware/libs/custom/AudioJacksFixed.pretty/pj324m.kicad_mod apfaudio_eurorack-pmod/source/hardware/libs/custom/BournsEncoders.pretty/PEC12R-3220F-S0024.kicad_mod apfaudio_eurorack-pmod/source/hardware/libs/custom/ak_codec_ics.kicad_sym apfaudio_eurorack-pmod/source/hardware/libs/custom/pec12r-3x20f-sxxxx.stp apfaudio_eurorack-pmod/source/hardware/libs/ffc-ctxj.pretty/FFC_0.5-14P_CTXJ-H2.0_1.kicad_mod apfaudio_eurorack-pmod/source/hardware/libs/ffc-ctxj.pretty/Hirose_FH12-14S-0.5SH_1x14-1MP_P0.50mm_Horizontal.kicad_mod apfaudio_eurorack-pmod/source/hardware/libs/models/pj324m0.scad apfaudio_eurorack-pmod/source/hardware/libs/models/pj324m0.wrl apfaudio_eurorack-pmod/source/hardware/libs/models/sma.scad apfaudio_eurorack-pmod/source/hardware/libs/models/threads.scad apfaudio_eurorack-pmod/source/hardware/panel-r3.1/eurorack-pmod-panel.kicad_pcb apfaudio_eurorack-pmod/source/hardware/panel-r3.1/eurorack-pmod-panel.kicad_pro apfaudio_eurorack-pmod/source/hardware/panel-r3.1/eurorack-pmod-panel.kicad_sch apfaudio_eurorack-pmod/source/hardware/panel-r3.3/eurorack-pmod-panel.kicad_pcb apfaudio_eurorack-pmod/source/hardware/panel-r3.3/eurorack-pmod-panel.kicad_pro apfaudio_eurorack-pmod/source/hardware/panel-r3.3/eurorack-pmod-panel.kicad_sch apfaudio_eurorack-pmod/source/hardware/schematics/eurorack-pmod-r3.1.pdf apfaudio_eurorack-pmod/source/hardware/schematics/eurorack-pmod-r3.2.pdf apfaudio_eurorack-pmod/source/hardware/schematics/eurorack-pmod-r3.3.pdf apfaudio_eurorack-pmod/source/hardware/schematics/eurorack-pmod-r3.5.pdf apfaudio_eurorack-pmod/source/hardware/scripts/bom_csv_jlc.py defano_digital-design/candidates/breathingled__breathing-led/bugs/blocking_nonblocking/buggy_waveform.fst defano_digital-design/candidates/breathingled__breathing-led/bugs/blocking_nonblocking/diff.patch defano_digital-design/candidates/breathingled__breathing-led/bugs/blocking_nonblocking/metadata.json defano_digital-design/candidates/breathingled__breathing-led/bugs/blocking_nonblocking/sim_log.txt defano_digital-design/candidates/breathingled__breathing-led/bugs/delayed_signal/buggy_waveform.fst defano_digital-design/candidates/breathingled__breathing-led/bugs/delayed_signal/diff.patch defano_digital-design/candidates/breathingled__breathing-led/bugs/delayed_signal/metadata.json defano_digital-design/candidates/breathingled__breathing-led/bugs/delayed_signal/sim_log.txt defano_digital-design/candidates/breathingled__breathing-led/bugs/inverted_condition/buggy_waveform.fst defano_digital-design/candidates/breathingled__breathing-led/bugs/inverted_condition/diff.patch defano_digital-design/candidates/breathingled__breathing-led/bugs/inverted_condition/metadata.json defano_digital-design/candidates/breathingled__breathing-led/bugs/inverted_condition/sim_log.txt defano_digital-design/candidates/breathingled__breathing-led/bugs/missing_reset/buggy_waveform.fst defano_digital-design/candidates/breathingled__breathing-led/bugs/missing_reset/diff.patch defano_digital-design/candidates/breathingled__breathing-led/bugs/missing_reset/metadata.json defano_digital-design/candidates/breathingled__breathing-led/bugs/missing_reset/sim_log.txt defano_digital-design/candidates/breathingled__breathing-led/bugs/operator_typo/buggy_waveform.fst defano_digital-design/candidates/breathingled__breathing-led/bugs/operator_typo/diff.patch defano_digital-design/candidates/breathingled__breathing-led/bugs/operator_typo/metadata.json defano_digital-design/candidates/breathingled__breathing-led/bugs/operator_typo/sim_log.txt defano_digital-design/candidates/breathingled__breathing-led/bugs/wrong_bitwidth/buggy_waveform.fst defano_digital-design/candidates/breathingled__breathing-led/bugs/wrong_bitwidth/diff.patch defano_digital-design/candidates/breathingled__breathing-led/bugs/wrong_bitwidth/metadata.json defano_digital-design/candidates/breathingled__breathing-led/bugs/wrong_bitwidth/sim_log.txt defano_digital-design/candidates/breathingled__breathing-led/golden_waveform.fst defano_digital-design/candidates/breathingled__breathing-led/sim.sh defano_digital-design/candidates/knightrider__knight-rider/bugs/blocking_nonblocking/buggy_waveform.fst defano_digital-design/candidates/knightrider__knight-rider/bugs/blocking_nonblocking/diff.patch defano_digital-design/candidates/knightrider__knight-rider/bugs/blocking_nonblocking/metadata.json defano_digital-design/candidates/knightrider__knight-rider/bugs/blocking_nonblocking/sim_log.txt defano_digital-design/candidates/knightrider__knight-rider/bugs/delayed_signal/buggy_waveform.fst defano_digital-design/candidates/knightrider__knight-rider/bugs/delayed_signal/diff.patch defano_digital-design/candidates/knightrider__knight-rider/bugs/delayed_signal/metadata.json defano_digital-design/candidates/knightrider__knight-rider/bugs/delayed_signal/sim_log.txt defano_digital-design/candidates/knightrider__knight-rider/bugs/inverted_condition/buggy_waveform.fst defano_digital-design/candidates/knightrider__knight-rider/bugs/inverted_condition/diff.patch defano_digital-design/candidates/knightrider__knight-rider/bugs/inverted_condition/metadata.json defano_digital-design/candidates/knightrider__knight-rider/bugs/inverted_condition/sim_log.txt defano_digital-design/candidates/knightrider__knight-rider/bugs/missing_reset/buggy_waveform.fst defano_digital-design/candidates/knightrider__knight-rider/bugs/missing_reset/diff.patch defano_digital-design/candidates/knightrider__knight-rider/bugs/missing_reset/metadata.json defano_digital-design/candidates/knightrider__knight-rider/bugs/missing_reset/sim_log.txt defano_digital-design/candidates/knightrider__knight-rider/bugs/operator_typo/buggy_waveform.fst defano_digital-design/candidates/knightrider__knight-rider/bugs/operator_typo/diff.patch defano_digital-design/candidates/knightrider__knight-rider/bugs/operator_typo/metadata.json defano_digital-design/candidates/knightrider__knight-rider/bugs/operator_typo/sim_log.txt defano_digital-design/candidates/knightrider__knight-rider/bugs/wrong_bitwidth/buggy_waveform.fst defano_digital-design/candidates/knightrider__knight-rider/bugs/wrong_bitwidth/diff.patch defano_digital-design/candidates/knightrider__knight-rider/bugs/wrong_bitwidth/metadata.json defano_digital-design/candidates/knightrider__knight-rider/bugs/wrong_bitwidth/sim_log.txt defano_digital-design/candidates/knightrider__knight-rider/golden_waveform.fst defano_digital-design/candidates/knightrider__knight-rider/sim.sh defano_digital-design/candidates/konamiacceptor__debouncer/bugs/blocking_nonblocking/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__debouncer/bugs/blocking_nonblocking/diff.patch defano_digital-design/candidates/konamiacceptor__debouncer/bugs/blocking_nonblocking/metadata.json defano_digital-design/candidates/konamiacceptor__debouncer/bugs/blocking_nonblocking/sim_log.txt defano_digital-design/candidates/konamiacceptor__debouncer/bugs/delayed_signal/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__debouncer/bugs/delayed_signal/diff.patch defano_digital-design/candidates/konamiacceptor__debouncer/bugs/delayed_signal/metadata.json defano_digital-design/candidates/konamiacceptor__debouncer/bugs/delayed_signal/sim_log.txt defano_digital-design/candidates/konamiacceptor__debouncer/bugs/inverted_condition/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__debouncer/bugs/inverted_condition/diff.patch defano_digital-design/candidates/konamiacceptor__debouncer/bugs/inverted_condition/metadata.json defano_digital-design/candidates/konamiacceptor__debouncer/bugs/inverted_condition/sim_log.txt defano_digital-design/candidates/konamiacceptor__debouncer/bugs/missing_reset/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__debouncer/bugs/missing_reset/diff.patch defano_digital-design/candidates/konamiacceptor__debouncer/bugs/missing_reset/metadata.json defano_digital-design/candidates/konamiacceptor__debouncer/bugs/missing_reset/sim_log.txt defano_digital-design/candidates/konamiacceptor__debouncer/bugs/operator_typo/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__debouncer/bugs/operator_typo/diff.patch defano_digital-design/candidates/konamiacceptor__debouncer/bugs/operator_typo/metadata.json defano_digital-design/candidates/konamiacceptor__debouncer/bugs/operator_typo/sim_log.txt defano_digital-design/candidates/konamiacceptor__debouncer/bugs/wrong_bitwidth/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__debouncer/bugs/wrong_bitwidth/diff.patch defano_digital-design/candidates/konamiacceptor__debouncer/bugs/wrong_bitwidth/metadata.json defano_digital-design/candidates/konamiacceptor__debouncer/bugs/wrong_bitwidth/sim_log.txt defano_digital-design/candidates/konamiacceptor__debouncer/golden_waveform.fst defano_digital-design/candidates/konamiacceptor__debouncer/sim.sh defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/blocking_nonblocking/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/blocking_nonblocking/diff.patch defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/blocking_nonblocking/metadata.json defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/blocking_nonblocking/sim_log.txt defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/delayed_signal/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/delayed_signal/diff.patch defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/delayed_signal/metadata.json defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/delayed_signal/sim_log.txt defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/missing_reset/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/missing_reset/diff.patch defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/missing_reset/metadata.json defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/missing_reset/sim_log.txt defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/operator_typo/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/operator_typo/diff.patch defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/operator_typo/metadata.json defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/operator_typo/sim_log.txt defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/width_bit_cutoff/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/width_bit_cutoff/diff.patch defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/width_bit_cutoff/metadata.json defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/width_bit_cutoff/sim_log.txt defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/wrong_bitwidth/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/wrong_bitwidth/diff.patch defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/wrong_bitwidth/metadata.json defano_digital-design/candidates/konamiacceptor__displaydriver/bugs/wrong_bitwidth/sim_log.txt defano_digital-design/candidates/konamiacceptor__displaydriver/golden_waveform.fst defano_digital-design/candidates/konamiacceptor__displaydriver/sim.sh defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/blocking_nonblocking/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/blocking_nonblocking/diff.patch defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/blocking_nonblocking/metadata.json defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/blocking_nonblocking/sim_log.txt defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/delayed_signal/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/delayed_signal/diff.patch defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/delayed_signal/metadata.json defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/delayed_signal/sim_log.txt defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/inverted_condition/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/inverted_condition/diff.patch defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/inverted_condition/metadata.json defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/inverted_condition/sim_log.txt defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/missing_reset/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/missing_reset/diff.patch defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/missing_reset/metadata.json defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/missing_reset/sim_log.txt defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/operator_typo/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/operator_typo/diff.patch defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/operator_typo/metadata.json defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/operator_typo/sim_log.txt defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/state_transition/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/state_transition/diff.patch defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/state_transition/metadata.json defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/state_transition/sim_log.txt defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/unconnected_port/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/unconnected_port/diff.patch defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/unconnected_port/metadata.json defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/unconnected_port/sim_log.txt defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/wrong_bitwidth/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/wrong_bitwidth/diff.patch defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/wrong_bitwidth/metadata.json defano_digital-design/candidates/konamiacceptor__konamiacceptor/bugs/wrong_bitwidth/sim_log.txt defano_digital-design/candidates/konamiacceptor__konamiacceptor/golden_waveform.fst defano_digital-design/candidates/konamiacceptor__konamiacceptor/sim.sh defano_digital-design/candidates/konamiacceptor__konamicoder/bugs/operator_typo/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__konamicoder/bugs/operator_typo/diff.patch defano_digital-design/candidates/konamiacceptor__konamicoder/bugs/operator_typo/metadata.json defano_digital-design/candidates/konamiacceptor__konamicoder/bugs/operator_typo/sim_log.txt defano_digital-design/candidates/konamiacceptor__konamicoder/bugs/width_bit_cutoff/buggy_waveform.fst defano_digital-design/candidates/konamiacceptor__konamicoder/bugs/width_bit_cutoff/diff.patch defano_digital-design/candidates/konamiacceptor__konamicoder/bugs/width_bit_cutoff/metadata.json defano_digital-design/candidates/konamiacceptor__konamicoder/bugs/width_bit_cutoff/sim_log.txt defano_digital-design/candidates/konamiacceptor__konamicoder/golden_waveform.fst defano_digital-design/candidates/konamiacceptor__konamicoder/sim.sh defano_digital-design/candidates/sevensegment__bcdcoder/bugs/operator_typo/buggy_waveform.fst defano_digital-design/candidates/sevensegment__bcdcoder/bugs/operator_typo/diff.patch defano_digital-design/candidates/sevensegment__bcdcoder/bugs/operator_typo/metadata.json defano_digital-design/candidates/sevensegment__bcdcoder/bugs/operator_typo/sim_log.txt defano_digital-design/candidates/sevensegment__bcdcoder/bugs/width_bit_cutoff/buggy_waveform.fst defano_digital-design/candidates/sevensegment__bcdcoder/bugs/width_bit_cutoff/diff.patch defano_digital-design/candidates/sevensegment__bcdcoder/bugs/width_bit_cutoff/metadata.json defano_digital-design/candidates/sevensegment__bcdcoder/bugs/width_bit_cutoff/sim_log.txt defano_digital-design/candidates/sevensegment__bcdcoder/golden_waveform.fst defano_digital-design/candidates/sevensegment__bcdcoder/sim.sh defano_digital-design/candidates/sevensegment__displaydriver/bugs/blocking_nonblocking/buggy_waveform.fst defano_digital-design/candidates/sevensegment__displaydriver/bugs/blocking_nonblocking/diff.patch defano_digital-design/candidates/sevensegment__displaydriver/bugs/blocking_nonblocking/metadata.json defano_digital-design/candidates/sevensegment__displaydriver/bugs/blocking_nonblocking/sim_log.txt defano_digital-design/candidates/sevensegment__displaydriver/bugs/delayed_signal/buggy_waveform.fst defano_digital-design/candidates/sevensegment__displaydriver/bugs/delayed_signal/diff.patch defano_digital-design/candidates/sevensegment__displaydriver/bugs/delayed_signal/metadata.json defano_digital-design/candidates/sevensegment__displaydriver/bugs/delayed_signal/sim_log.txt defano_digital-design/candidates/sevensegment__displaydriver/bugs/missing_reset/buggy_waveform.fst defano_digital-design/candidates/sevensegment__displaydriver/bugs/missing_reset/diff.patch defano_digital-design/candidates/sevensegment__displaydriver/bugs/missing_reset/metadata.json defano_digital-design/candidates/sevensegment__displaydriver/bugs/missing_reset/sim_log.txt defano_digital-design/candidates/sevensegment__displaydriver/bugs/operator_typo/buggy_waveform.fst defano_digital-design/candidates/sevensegment__displaydriver/bugs/operator_typo/diff.patch defano_digital-design/candidates/sevensegment__displaydriver/bugs/operator_typo/metadata.json defano_digital-design/candidates/sevensegment__displaydriver/bugs/operator_typo/sim_log.txt defano_digital-design/candidates/sevensegment__displaydriver/bugs/width_bit_cutoff/buggy_waveform.fst defano_digital-design/candidates/sevensegment__displaydriver/bugs/width_bit_cutoff/diff.patch defano_digital-design/candidates/sevensegment__displaydriver/bugs/width_bit_cutoff/metadata.json defano_digital-design/candidates/sevensegment__displaydriver/bugs/width_bit_cutoff/sim_log.txt defano_digital-design/candidates/sevensegment__displaydriver/bugs/wrong_bitwidth/buggy_waveform.fst defano_digital-design/candidates/sevensegment__displaydriver/bugs/wrong_bitwidth/diff.patch defano_digital-design/candidates/sevensegment__displaydriver/bugs/wrong_bitwidth/metadata.json defano_digital-design/candidates/sevensegment__displaydriver/bugs/wrong_bitwidth/sim_log.txt defano_digital-design/candidates/sevensegment__displaydriver/golden_waveform.fst defano_digital-design/candidates/sevensegment__displaydriver/sim.sh defano_digital-design/candidates/sevensegment__sevensegment/bugs/blocking_nonblocking/buggy_waveform.fst defano_digital-design/candidates/sevensegment__sevensegment/bugs/blocking_nonblocking/diff.patch defano_digital-design/candidates/sevensegment__sevensegment/bugs/blocking_nonblocking/metadata.json defano_digital-design/candidates/sevensegment__sevensegment/bugs/blocking_nonblocking/sim_log.txt defano_digital-design/candidates/sevensegment__sevensegment/bugs/delayed_signal/buggy_waveform.fst defano_digital-design/candidates/sevensegment__sevensegment/bugs/delayed_signal/diff.patch defano_digital-design/candidates/sevensegment__sevensegment/bugs/delayed_signal/metadata.json defano_digital-design/candidates/sevensegment__sevensegment/bugs/delayed_signal/sim_log.txt defano_digital-design/candidates/sevensegment__sevensegment/bugs/inverted_condition/buggy_waveform.fst defano_digital-design/candidates/sevensegment__sevensegment/bugs/inverted_condition/diff.patch defano_digital-design/candidates/sevensegment__sevensegment/bugs/inverted_condition/metadata.json defano_digital-design/candidates/sevensegment__sevensegment/bugs/inverted_condition/sim_log.txt defano_digital-design/candidates/sevensegment__sevensegment/bugs/missing_reset/buggy_waveform.fst defano_digital-design/candidates/sevensegment__sevensegment/bugs/missing_reset/diff.patch defano_digital-design/candidates/sevensegment__sevensegment/bugs/missing_reset/metadata.json defano_digital-design/candidates/sevensegment__sevensegment/bugs/missing_reset/sim_log.txt defano_digital-design/candidates/sevensegment__sevensegment/bugs/operator_typo/buggy_waveform.fst defano_digital-design/candidates/sevensegment__sevensegment/bugs/operator_typo/diff.patch defano_digital-design/candidates/sevensegment__sevensegment/bugs/operator_typo/metadata.json defano_digital-design/candidates/sevensegment__sevensegment/bugs/operator_typo/sim_log.txt defano_digital-design/candidates/sevensegment__sevensegment/bugs/unconnected_port/buggy_waveform.fst defano_digital-design/candidates/sevensegment__sevensegment/bugs/unconnected_port/diff.patch defano_digital-design/candidates/sevensegment__sevensegment/bugs/unconnected_port/metadata.json defano_digital-design/candidates/sevensegment__sevensegment/bugs/unconnected_port/sim_log.txt defano_digital-design/candidates/sevensegment__sevensegment/bugs/width_bit_cutoff/buggy_waveform.fst defano_digital-design/candidates/sevensegment__sevensegment/bugs/width_bit_cutoff/diff.patch defano_digital-design/candidates/sevensegment__sevensegment/bugs/width_bit_cutoff/metadata.json defano_digital-design/candidates/sevensegment__sevensegment/bugs/width_bit_cutoff/sim_log.txt defano_digital-design/candidates/sevensegment__sevensegment/bugs/wrong_bitwidth/buggy_waveform.fst defano_digital-design/candidates/sevensegment__sevensegment/bugs/wrong_bitwidth/diff.patch defano_digital-design/candidates/sevensegment__sevensegment/bugs/wrong_bitwidth/metadata.json defano_digital-design/candidates/sevensegment__sevensegment/bugs/wrong_bitwidth/sim_log.txt defano_digital-design/candidates/sevensegment__sevensegment/golden_waveform.fst defano_digital-design/candidates/sevensegment__sevensegment/sim.sh defano_digital-design/candidates/uart__loopback/bugs/unconnected_port/buggy_waveform.fst defano_digital-design/candidates/uart__loopback/bugs/unconnected_port/diff.patch defano_digital-design/candidates/uart__loopback/bugs/unconnected_port/metadata.json defano_digital-design/candidates/uart__loopback/bugs/unconnected_port/sim_log.txt defano_digital-design/candidates/uart__loopback/golden_waveform.fst defano_digital-design/candidates/uart__loopback/sim.sh defano_digital-design/candidates/uart__rx/bugs/blocking_nonblocking/buggy_waveform.fst defano_digital-design/candidates/uart__rx/bugs/blocking_nonblocking/diff.patch defano_digital-design/candidates/uart__rx/bugs/blocking_nonblocking/metadata.json defano_digital-design/candidates/uart__rx/bugs/blocking_nonblocking/sim_log.txt defano_digital-design/candidates/uart__rx/bugs/delayed_signal/buggy_waveform.fst defano_digital-design/candidates/uart__rx/bugs/delayed_signal/diff.patch defano_digital-design/candidates/uart__rx/bugs/delayed_signal/metadata.json defano_digital-design/candidates/uart__rx/bugs/delayed_signal/sim_log.txt defano_digital-design/candidates/uart__rx/bugs/inverted_condition/buggy_waveform.fst defano_digital-design/candidates/uart__rx/bugs/inverted_condition/diff.patch defano_digital-design/candidates/uart__rx/bugs/inverted_condition/metadata.json defano_digital-design/candidates/uart__rx/bugs/inverted_condition/sim_log.txt defano_digital-design/candidates/uart__rx/bugs/missing_reset/buggy_waveform.fst defano_digital-design/candidates/uart__rx/bugs/missing_reset/diff.patch defano_digital-design/candidates/uart__rx/bugs/missing_reset/metadata.json defano_digital-design/candidates/uart__rx/bugs/missing_reset/sim_log.txt defano_digital-design/candidates/uart__rx/bugs/operator_typo/buggy_waveform.fst defano_digital-design/candidates/uart__rx/bugs/operator_typo/diff.patch defano_digital-design/candidates/uart__rx/bugs/operator_typo/metadata.json defano_digital-design/candidates/uart__rx/bugs/operator_typo/sim_log.txt defano_digital-design/candidates/uart__rx/bugs/state_transition/buggy_waveform.fst defano_digital-design/candidates/uart__rx/bugs/state_transition/diff.patch defano_digital-design/candidates/uart__rx/bugs/state_transition/metadata.json defano_digital-design/candidates/uart__rx/bugs/state_transition/sim_log.txt defano_digital-design/candidates/uart__rx/bugs/width_bit_cutoff/buggy_waveform.fst defano_digital-design/candidates/uart__rx/bugs/width_bit_cutoff/diff.patch defano_digital-design/candidates/uart__rx/bugs/width_bit_cutoff/metadata.json defano_digital-design/candidates/uart__rx/bugs/width_bit_cutoff/sim_log.txt defano_digital-design/candidates/uart__rx/bugs/wrong_bitwidth/buggy_waveform.fst defano_digital-design/candidates/uart__rx/bugs/wrong_bitwidth/diff.patch defano_digital-design/candidates/uart__rx/bugs/wrong_bitwidth/metadata.json defano_digital-design/candidates/uart__rx/bugs/wrong_bitwidth/sim_log.txt defano_digital-design/candidates/uart__rx/golden_waveform.fst defano_digital-design/candidates/uart__rx/sim.sh defano_digital-design/candidates/uart__tx/bugs/blocking_nonblocking/buggy_waveform.fst defano_digital-design/candidates/uart__tx/bugs/blocking_nonblocking/diff.patch defano_digital-design/candidates/uart__tx/bugs/blocking_nonblocking/metadata.json defano_digital-design/candidates/uart__tx/bugs/blocking_nonblocking/sim_log.txt defano_digital-design/candidates/uart__tx/bugs/delayed_signal/buggy_waveform.fst defano_digital-design/candidates/uart__tx/bugs/delayed_signal/diff.patch defano_digital-design/candidates/uart__tx/bugs/delayed_signal/metadata.json defano_digital-design/candidates/uart__tx/bugs/delayed_signal/sim_log.txt defano_digital-design/candidates/uart__tx/bugs/inverted_condition/buggy_waveform.fst defano_digital-design/candidates/uart__tx/bugs/inverted_condition/diff.patch defano_digital-design/candidates/uart__tx/bugs/inverted_condition/metadata.json defano_digital-design/candidates/uart__tx/bugs/inverted_condition/sim_log.txt defano_digital-design/candidates/uart__tx/bugs/missing_reset/buggy_waveform.fst defano_digital-design/candidates/uart__tx/bugs/missing_reset/diff.patch defano_digital-design/candidates/uart__tx/bugs/missing_reset/metadata.json defano_digital-design/candidates/uart__tx/bugs/missing_reset/sim_log.txt defano_digital-design/candidates/uart__tx/bugs/operator_typo/buggy_waveform.fst defano_digital-design/candidates/uart__tx/bugs/operator_typo/diff.patch defano_digital-design/candidates/uart__tx/bugs/operator_typo/metadata.json defano_digital-design/candidates/uart__tx/bugs/operator_typo/sim_log.txt defano_digital-design/candidates/uart__tx/bugs/state_transition/buggy_waveform.fst defano_digital-design/candidates/uart__tx/bugs/state_transition/diff.patch defano_digital-design/candidates/uart__tx/bugs/state_transition/metadata.json defano_digital-design/candidates/uart__tx/bugs/state_transition/sim_log.txt defano_digital-design/candidates/uart__tx/bugs/width_bit_cutoff/buggy_waveform.fst defano_digital-design/candidates/uart__tx/bugs/width_bit_cutoff/diff.patch defano_digital-design/candidates/uart__tx/bugs/width_bit_cutoff/metadata.json defano_digital-design/candidates/uart__tx/bugs/width_bit_cutoff/sim_log.txt defano_digital-design/candidates/uart__tx/bugs/wrong_bitwidth/buggy_waveform.fst defano_digital-design/candidates/uart__tx/bugs/wrong_bitwidth/diff.patch defano_digital-design/candidates/uart__tx/bugs/wrong_bitwidth/metadata.json defano_digital-design/candidates/uart__tx/bugs/wrong_bitwidth/sim_log.txt defano_digital-design/candidates/uart__tx/golden_waveform.fst defano_digital-design/candidates/uart__tx/sim.sh defano_digital-design/candidates/uart__uart/bugs/blocking_nonblocking/metadata.json defano_digital-design/candidates/uart__uart/bugs/inverted_condition/diff.patch defano_digital-design/candidates/uart__uart/bugs/inverted_condition/metadata.json defano_digital-design/candidates/uart__uart/bugs/inverted_condition/sim_log.txt defano_digital-design/candidates/uart__uart/bugs/missing_reset/diff.patch defano_digital-design/candidates/uart__uart/bugs/missing_reset/metadata.json defano_digital-design/candidates/uart__uart/bugs/missing_reset/sim_log.txt defano_digital-design/candidates/uart__uart/bugs/operator_typo/metadata.json defano_digital-design/candidates/uart__uart/bugs/unconnected_port/buggy_waveform.fst defano_digital-design/candidates/uart__uart/bugs/unconnected_port/diff.patch defano_digital-design/candidates/uart__uart/bugs/unconnected_port/metadata.json defano_digital-design/candidates/uart__uart/bugs/unconnected_port/sim_log.txt defano_digital-design/candidates/uart__uart/bugs/wrong_bitwidth/metadata.json defano_digital-design/candidates/uart__uart/golden_waveform.fst defano_digital-design/candidates/uart__uart/sim.sh defano_digital-design/source/.gitignore defano_digital-design/source/LICENSE.txt defano_digital-design/source/README.md defano_digital-design/source/breathing-led/Makefile defano_digital-design/source/breathing-led/README.md defano_digital-design/source/breathing-led/papilio/breathingled.bit defano_digital-design/source/breathing-led/papilio/papilio-pro.ucf defano_digital-design/source/breathing-led/rtl/breathing-led.v defano_digital-design/source/breathing-led/syn/Makefile defano_digital-design/source/breathing-led/syn/README.md defano_digital-design/source/breathing-led/syn/breathingled.prj defano_digital-design/source/breathing-led/syn/breathingled.xst defano_digital-design/source/breathing-led/syn/synthesize.ys defano_digital-design/source/breathing-led/test/testbench.v defano_digital-design/source/cells/cmos_cells.lib defano_digital-design/source/cells/cmos_cells.v defano_digital-design/source/cells/osu025_stdcells.lib defano_digital-design/source/docs/images/sim.png defano_digital-design/source/docs/images/syn1.png defano_digital-design/source/docs/images/syn2.png defano_digital-design/source/docs/images/syn3.png defano_digital-design/source/docs/images/syn4.png defano_digital-design/source/docs/images/syn5.png defano_digital-design/source/docs/images/syn6.png defano_digital-design/source/docs/images/syn7.png defano_digital-design/source/docs/install-instructions.md defano_digital-design/source/docs/papilio-instructions.md defano_digital-design/source/docs/simulation-instructions.md defano_digital-design/source/docs/synthesis-instructions.md defano_digital-design/source/introduction-to-digital-design.pdf defano_digital-design/source/introduction-to-digital-design.pptx defano_digital-design/source/knight-rider/Makefile defano_digital-design/source/knight-rider/README.md defano_digital-design/source/knight-rider/papilio/README.md defano_digital-design/source/knight-rider/papilio/knightrider.bit defano_digital-design/source/knight-rider/papilio/papilio-pro.ucf defano_digital-design/source/knight-rider/rtl/knight-rider.v defano_digital-design/source/knight-rider/syn/Makefile defano_digital-design/source/knight-rider/syn/README.md defano_digital-design/source/knight-rider/syn/knightrider.prj defano_digital-design/source/knight-rider/syn/knightrider.xst defano_digital-design/source/knight-rider/syn/synthesize.ys defano_digital-design/source/knight-rider/test/testbench.v defano_digital-design/source/konami-acceptor/Makefile defano_digital-design/source/konami-acceptor/README.md defano_digital-design/source/konami-acceptor/papilio/konami.bit defano_digital-design/source/konami-acceptor/papilio/papilio-pro.ucf defano_digital-design/source/konami-acceptor/rtl/debouncer.v defano_digital-design/source/konami-acceptor/rtl/displaydriver.v defano_digital-design/source/konami-acceptor/rtl/konamiacceptor.v defano_digital-design/source/konami-acceptor/rtl/konamicoder.v defano_digital-design/source/konami-acceptor/syn/Makefile defano_digital-design/source/konami-acceptor/syn/README.md defano_digital-design/source/konami-acceptor/syn/konami.prj defano_digital-design/source/konami-acceptor/syn/konami.xst defano_digital-design/source/konami-acceptor/syn/synthesize.ys defano_digital-design/source/konami-acceptor/test/testbench.v defano_digital-design/source/lsuc/Makefile defano_digital-design/source/lsuc/README.md defano_digital-design/source/lsuc/core/README.md defano_digital-design/source/lsuc/doc/coregen.png defano_digital-design/source/lsuc/papilio/papilio-pro.ucf defano_digital-design/source/lsuc/rtl/bus_arb.v defano_digital-design/source/lsuc/rtl/disp_ctrl.v defano_digital-design/source/lsuc/rtl/gpio_ctrl.v defano_digital-design/source/lsuc/rtl/lsuc_top.v defano_digital-design/source/lsuc/rtl/uart_ctrl.v defano_digital-design/source/lsuc/src/README.md defano_digital-design/source/lsuc/test/testbench.v defano_digital-design/source/microblaze/Makefile defano_digital-design/source/microblaze/README.md defano_digital-design/source/microblaze/core/README.md defano_digital-design/source/microblaze/doc/coregen/1.png defano_digital-design/source/microblaze/doc/coregen/2.png defano_digital-design/source/microblaze/doc/coregen/3.png defano_digital-design/source/microblaze/doc/coregen/4.png defano_digital-design/source/microblaze/doc/coregen/5.png defano_digital-design/source/microblaze/doc/coregen/6.png defano_digital-design/source/microblaze/doc/ise/1.png defano_digital-design/source/microblaze/doc/sim/1.png defano_digital-design/source/microblaze/doc/xsdk/0.png defano_digital-design/source/microblaze/doc/xsdk/1.png defano_digital-design/source/microblaze/doc/xsdk/2.png defano_digital-design/source/microblaze/doc/xsdk/3.png defano_digital-design/source/microblaze/doc/xsdk/4.png defano_digital-design/source/microblaze/papilio/papilio-pro.ucf defano_digital-design/source/microblaze/rtl/microblaze.v defano_digital-design/source/microblaze/src/README.md defano_digital-design/source/microblaze/test/testbench.v defano_digital-design/source/papilio/BPC3011-Papilio_Pro-general.ucf defano_digital-design/source/seven-segment-counter/Makefile defano_digital-design/source/seven-segment-counter/README.md defano_digital-design/source/seven-segment-counter/papilio/papilio-pro.ucf defano_digital-design/source/seven-segment-counter/papilio/sevensegment.bit defano_digital-design/source/seven-segment-counter/rtl/bcdcoder.v defano_digital-design/source/seven-segment-counter/rtl/displaydriver.v defano_digital-design/source/seven-segment-counter/rtl/sevensegment.v defano_digital-design/source/seven-segment-counter/syn/Makefile defano_digital-design/source/seven-segment-counter/syn/README.md defano_digital-design/source/seven-segment-counter/syn/sevensegment.prj defano_digital-design/source/seven-segment-counter/syn/sevensegment.xst defano_digital-design/source/seven-segment-counter/syn/synthesize.ys defano_digital-design/source/seven-segment-counter/test/testbench.v defano_digital-design/source/uart/Makefile defano_digital-design/source/uart/README.md defano_digital-design/source/uart/doc/waveform.png defano_digital-design/source/uart/papilio/papilio-pro.ucf defano_digital-design/source/uart/papilio/uart.bit defano_digital-design/source/uart/rtl/loopback.v defano_digital-design/source/uart/rtl/rx.v defano_digital-design/source/uart/rtl/tx.v defano_digital-design/source/uart/rtl/uart.v defano_digital-design/source/uart/syn/Makefile defano_digital-design/source/uart/syn/README.md defano_digital-design/source/uart/syn/synthesize.ys defano_digital-design/source/uart/syn/uart.prj defano_digital-design/source/uart/syn/uart.xst defano_digital-design/source/uart/test/testbench.v meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/blocking_nonblocking/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/blocking_nonblocking/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/blocking_nonblocking/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/blocking_nonblocking/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/delayed_signal/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/inverted_condition/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/inverted_condition/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/inverted_condition/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/inverted_condition/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_else_latch/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_else_latch/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_else_latch/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_else_latch/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_enable/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_enable/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_enable/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_enable/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_reset/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_reset/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_reset/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/missing_reset/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/operator_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/operator_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/operator_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/operator_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/wrong_bitwidth/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/wrong_bitwidth/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/wrong_bitwidth/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/bugs/wrong_bitwidth/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__d_ledbar/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/blocking_nonblocking/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/blocking_nonblocking/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/blocking_nonblocking/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/blocking_nonblocking/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/delayed_signal/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/missing_reset/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/missing_reset/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/missing_reset/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/missing_reset/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/operator_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/operator_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/operator_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/operator_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/signal_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/signal_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/signal_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/signal_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/unconnected_port/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/unconnected_port/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/unconnected_port/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/unconnected_port/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/wrong_bitwidth/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/wrong_bitwidth/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/wrong_bitwidth/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/bugs/wrong_bitwidth/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__mcu/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/blocking_nonblocking/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/blocking_nonblocking/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/blocking_nonblocking/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/blocking_nonblocking/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/concat_swap/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/concat_swap/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/concat_swap/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/concat_swap/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/delayed_signal/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/inverted_condition/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/inverted_condition/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/inverted_condition/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/inverted_condition/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/missing_enable/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/missing_enable/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/missing_enable/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/missing_enable/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/operator_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/operator_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/operator_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/operator_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/signal_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/signal_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/signal_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/signal_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/unconnected_port/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/unconnected_port/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/unconnected_port/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/unconnected_port/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/wrong_bitwidth/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/wrong_bitwidth/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/wrong_bitwidth/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/bugs/wrong_bitwidth/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/blocking_nonblocking/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/blocking_nonblocking/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/blocking_nonblocking/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/blocking_nonblocking/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/delayed_signal/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/inverted_condition/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/inverted_condition/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/inverted_condition/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/inverted_condition/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/missing_enable/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/missing_enable/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/missing_enable/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/missing_enable/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/wrong_bitwidth/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/wrong_bitwidth/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/wrong_bitwidth/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/bugs/wrong_bitwidth/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__ram_byte/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/blocking_nonblocking/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/blocking_nonblocking/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/blocking_nonblocking/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/blocking_nonblocking/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/concat_swap/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/concat_swap/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/concat_swap/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/concat_swap/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/delayed_signal/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/missing_reset/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/missing_reset/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/missing_reset/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/missing_reset/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/operator_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/operator_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/operator_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/operator_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/signal_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/signal_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/signal_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/unconnected_port/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/unconnected_port/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/unconnected_port/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/unconnected_port/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/wrong_bitwidth/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/wrong_bitwidth/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/wrong_bitwidth/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/bugs/wrong_bitwidth/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/concat_swap/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/concat_swap/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/concat_swap/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/concat_swap/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/delayed_signal/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/operator_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/operator_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/operator_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/bugs/operator_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_alu/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_aludec/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_aludec/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_aludec/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_aludec/bugs/operator_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_aludec/bugs/operator_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_aludec/bugs/operator_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_aludec/bugs/operator_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_aludec/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_aludec/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_imm/bugs/concat_swap/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_imm/bugs/concat_swap/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_imm/bugs/concat_swap/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_imm/bugs/concat_swap/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_imm/bugs/delayed_signal/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_imm/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_imm/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_imm/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_imm/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_imm/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/concat_swap/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/concat_swap/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/concat_swap/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/concat_swap/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/delayed_signal/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/operator_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/operator_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/operator_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/operator_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/signal_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/signal_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/signal_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/unconnected_port/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/unconnected_port/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/unconnected_port/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/bugs/unconnected_port/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_indec/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/concat_swap/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/concat_swap/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/concat_swap/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/concat_swap/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/operator_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/operator_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/operator_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/operator_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/signal_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/signal_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/signal_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/wrong_bitwidth/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/wrong_bitwidth/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/wrong_bitwidth/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/bugs/wrong_bitwidth/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_lsu/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/blocking_nonblocking/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/blocking_nonblocking/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/blocking_nonblocking/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/blocking_nonblocking/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/delayed_signal/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/missing_reset/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/missing_reset/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/missing_reset/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/missing_reset/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/operator_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/operator_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/operator_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/operator_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/wrong_bitwidth/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/wrong_bitwidth/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/wrong_bitwidth/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/bugs/wrong_bitwidth/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regbank/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/delayed_signal/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/operator_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/operator_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/operator_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/operator_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/signal_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/signal_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/signal_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/unconnected_port/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/unconnected_port/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/unconnected_port/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/bugs/unconnected_port/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__rv32i_regfile/sim.sh meiniKi_RV32I_SC_Logisim/candidates/mcu__sc_bus/bugs/delayed_signal/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__sc_bus/bugs/delayed_signal/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__sc_bus/bugs/delayed_signal/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__sc_bus/bugs/delayed_signal/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__sc_bus/bugs/operator_typo/buggy_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__sc_bus/bugs/operator_typo/diff.patch meiniKi_RV32I_SC_Logisim/candidates/mcu__sc_bus/bugs/operator_typo/metadata.json meiniKi_RV32I_SC_Logisim/candidates/mcu__sc_bus/bugs/operator_typo/sim_log.txt meiniKi_RV32I_SC_Logisim/candidates/mcu__sc_bus/golden_waveform.fst meiniKi_RV32I_SC_Logisim/candidates/mcu__sc_bus/sim.sh meiniKi_RV32I_SC_Logisim/repo_metadata.json meiniKi_RV32I_SC_Logisim/source/.gitignore meiniKi_RV32I_SC_Logisim/source/LICENSE.txt meiniKi_RV32I_SC_Logisim/source/Makefile meiniKi_RV32I_SC_Logisim/source/README.md meiniKi_RV32I_SC_Logisim/source/demo/ice40/.gitignore meiniKi_RV32I_SC_Logisim/source/demo/ice40/ico.pcf meiniKi_RV32I_SC_Logisim/source/doc/alu.png meiniKi_RV32I_SC_Logisim/source/doc/aludec.png meiniKi_RV32I_SC_Logisim/source/doc/core.png meiniKi_RV32I_SC_Logisim/source/doc/indec.png meiniKi_RV32I_SC_Logisim/source/doc/lsu.png meiniKi_RV32I_SC_Logisim/source/doc/regfile.png meiniKi_RV32I_SC_Logisim/source/doc/top.png meiniKi_RV32I_SC_Logisim/source/hw/logisim/r32i_sc.circ meiniKi_RV32I_SC_Logisim/source/hw/verilog/.gitignore meiniKi_RV32I_SC_Logisim/source/hw/verilog/Makefile meiniKi_RV32I_SC_Logisim/source/hw/verilog/README.md meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/mcu.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/d_ledbar.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/ram.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/ram_byte.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/rv32i.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/rv32i_alu.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/rv32i_aludec.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/rv32i_imm.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/rv32i_indec.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/rv32i_lsu.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/rv32i_regbank.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/rv32i_regfile.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/mcu/modules/sc_bus.v meiniKi_RV32I_SC_Logisim/source/hw/verilog/tb/preset.gtkw meiniKi_RV32I_SC_Logisim/source/hw/verilog/tb/tb.v meiniKi_RV32I_SC_Logisim/source/initEnv.sh meiniKi_RV32I_SC_Logisim/source/sw/apps/00_demo/.gitignore meiniKi_RV32I_SC_Logisim/source/sw/apps/00_demo/Makefile meiniKi_RV32I_SC_Logisim/source/sw/apps/00_demo/dledbar.c meiniKi_RV32I_SC_Logisim/source/sw/apps/00_demo/dledbar.h meiniKi_RV32I_SC_Logisim/source/sw/apps/00_demo/dtty.c meiniKi_RV32I_SC_Logisim/source/sw/apps/00_demo/dtty.h meiniKi_RV32I_SC_Logisim/source/sw/apps/00_demo/main.c meiniKi_RV32I_SC_Logisim/source/sw/apps/00_demo/main.h meiniKi_RV32I_SC_Logisim/source/sw/buildenv/linker/smallriscv_logi.ld meiniKi_RV32I_SC_Logisim/source/sw/startup/startup.S meiniKi_RV32I_SC_Logisim/source/sw/utils/hex2bytehex.py meiniKi_RV32I_SC_Logisim/source/sw/utils/img2hex.py mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/blocking_nonblocking/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/blocking_nonblocking/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/blocking_nonblocking/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/blocking_nonblocking/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/concat_swap/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/concat_swap/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/concat_swap/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/concat_swap/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/delayed_signal/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/delayed_signal/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/delayed_signal/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/delayed_signal/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/inverted_condition/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/inverted_condition/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/inverted_condition/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/inverted_condition/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/missing_enable/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/missing_enable/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/missing_enable/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/missing_enable/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/missing_reset/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/missing_reset/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/missing_reset/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/operator_typo/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/operator_typo/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/operator_typo/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/operator_typo/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/signal_typo/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/signal_typo/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/signal_typo/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/wrong_bitwidth/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/wrong_bitwidth/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/wrong_bitwidth/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/bugs/wrong_bitwidth/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/golden_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fifo__router_fifo/sim.sh mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/blocking_nonblocking/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/blocking_nonblocking/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/blocking_nonblocking/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/blocking_nonblocking/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/delayed_signal/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/delayed_signal/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/delayed_signal/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/delayed_signal/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/inverted_condition/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/inverted_condition/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/inverted_condition/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/inverted_condition/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/missing_else_latch/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/missing_else_latch/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/missing_else_latch/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/missing_else_latch/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/missing_reset/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/missing_reset/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/missing_reset/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/missing_reset/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/operator_typo/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/operator_typo/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/operator_typo/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/operator_typo/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/state_transition/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/state_transition/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/state_transition/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/bugs/state_transition/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/golden_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_fsm__router_fsm/sim.sh mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/blocking_nonblocking/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/blocking_nonblocking/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/blocking_nonblocking/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/blocking_nonblocking/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/delayed_signal/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/delayed_signal/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/delayed_signal/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/delayed_signal/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/inverted_condition/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/inverted_condition/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/inverted_condition/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/inverted_condition/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/missing_enable/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/missing_enable/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/missing_enable/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/missing_enable/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/missing_reset/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/missing_reset/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/missing_reset/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/missing_reset/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/operator_typo/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/operator_typo/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/operator_typo/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/operator_typo/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/signal_typo/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/signal_typo/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/signal_typo/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/wrong_bitwidth/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/wrong_bitwidth/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/wrong_bitwidth/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/bugs/wrong_bitwidth/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/golden_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_reg__router_reg/sim.sh mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/blocking_nonblocking/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/blocking_nonblocking/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/blocking_nonblocking/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/blocking_nonblocking/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/case_swap/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/case_swap/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/case_swap/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/case_swap/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/delayed_signal/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/delayed_signal/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/delayed_signal/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/delayed_signal/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/inverted_condition/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/inverted_condition/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/inverted_condition/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/inverted_condition/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_else_latch/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_else_latch/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_else_latch/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_else_latch/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_enable/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_enable/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_enable/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_enable/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_reset/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_reset/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_reset/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/missing_reset/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/operator_typo/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/operator_typo/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/operator_typo/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/operator_typo/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/signal_typo/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/signal_typo/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/signal_typo/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/wrong_bitwidth/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/wrong_bitwidth/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/wrong_bitwidth/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/bugs/wrong_bitwidth/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/golden_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_sync__router_sync/sim.sh mnmhdanas_Router-1-x-3-/candidates/router_top__router_top/bugs/signal_typo/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_top__router_top/bugs/signal_typo/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_top__router_top/bugs/signal_typo/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_top__router_top/bugs/signal_typo/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_top__router_top/bugs/unconnected_port/buggy_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_top__router_top/bugs/unconnected_port/diff.patch mnmhdanas_Router-1-x-3-/candidates/router_top__router_top/bugs/unconnected_port/metadata.json mnmhdanas_Router-1-x-3-/candidates/router_top__router_top/bugs/unconnected_port/sim_log.txt mnmhdanas_Router-1-x-3-/candidates/router_top__router_top/golden_waveform.fst mnmhdanas_Router-1-x-3-/candidates/router_top__router_top/sim.sh mnmhdanas_Router-1-x-3-/repo_metadata.json mnmhdanas_Router-1-x-3-/source/FIFO/fifo_synthesis.jpg mnmhdanas_Router-1-x-3-/source/FIFO/router_fifo.v mnmhdanas_Router-1-x-3-/source/FIFO/router_fifo_tb.v mnmhdanas_Router-1-x-3-/source/FIFO/simulation.png mnmhdanas_Router-1-x-3-/source/FSM CONTROLLER/fsm_state_diagram.JPG mnmhdanas_Router-1-x-3-/source/FSM CONTROLLER/fsm_synthesis.jpg mnmhdanas_Router-1-x-3-/source/FSM CONTROLLER/router_fsm.v mnmhdanas_Router-1-x-3-/source/FSM CONTROLLER/router_fsm_state_diagram.jpg mnmhdanas_Router-1-x-3-/source/FSM CONTROLLER/router_fsm_tb.v mnmhdanas_Router-1-x-3-/source/FSM CONTROLLER/simulation_task_1task_2.png mnmhdanas_Router-1-x-3-/source/FSM CONTROLLER/simulation_task_3_task_4.png mnmhdanas_Router-1-x-3-/source/README.md mnmhdanas_Router-1-x-3-/source/REGISTER/register_simulation.png mnmhdanas_Router-1-x-3-/source/REGISTER/register_synthesis.jpg mnmhdanas_Router-1-x-3-/source/REGISTER/router_reg.v mnmhdanas_Router-1-x-3-/source/REGISTER/router_reg_tb.v mnmhdanas_Router-1-x-3-/source/SYNCHRONIZER/router_sync.v mnmhdanas_Router-1-x-3-/source/SYNCHRONIZER/router_sync_tb.v mnmhdanas_Router-1-x-3-/source/SYNCHRONIZER/simulationsync.png mnmhdanas_Router-1-x-3-/source/SYNCHRONIZER/synchronizer_synthesis.jpg mnmhdanas_Router-1-x-3-/source/TOP MODULE/router_top.v mnmhdanas_Router-1-x-3-/source/TOP MODULE/router_top_tb.v mnmhdanas_Router-1-x-3-/source/TOP MODULE/simpayload14.png mnmhdanas_Router-1-x-3-/source/TOP MODULE/simpayload5.png mnmhdanas_Router-1-x-3-/source/TOP MODULE/simpleload16.png mnmhdanas_Router-1-x-3-/source/TOP MODULE/top_synthesis.jpg thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__accelerator/bugs/signal_typo/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__accelerator/bugs/signal_typo/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__accelerator/bugs/signal_typo/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__accelerator/bugs/unconnected_port/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__accelerator/bugs/unconnected_port/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__accelerator/bugs/unconnected_port/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__accelerator/bugs/unconnected_port/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__accelerator/golden_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__accelerator/sim.sh thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/concat_swap/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/concat_swap/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/concat_swap/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/concat_swap/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/inverted_condition/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/inverted_condition/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/inverted_condition/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/inverted_condition/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/missing_else_latch/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/missing_else_latch/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/missing_else_latch/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/missing_else_latch/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/signal_typo/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/signal_typo/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/signal_typo/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/signal_typo/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/wrong_bitwidth/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/wrong_bitwidth/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/wrong_bitwidth/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/bugs/wrong_bitwidth/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/golden_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__comparator2/sim.sh thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/blocking_nonblocking/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/blocking_nonblocking/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/blocking_nonblocking/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/blocking_nonblocking/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/inverted_condition/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/inverted_condition/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/inverted_condition/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/inverted_condition/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/missing_enable/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/missing_enable/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/missing_enable/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/missing_enable/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/missing_reset/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/missing_reset/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/missing_reset/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/bugs/missing_reset/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/golden_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__control_logic2/sim.sh thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/blocking_nonblocking/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/blocking_nonblocking/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/blocking_nonblocking/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/blocking_nonblocking/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/inverted_condition/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/inverted_condition/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/inverted_condition/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/inverted_condition/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/missing_enable/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/missing_enable/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/missing_enable/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/missing_enable/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/missing_reset/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/missing_reset/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/missing_reset/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/signal_typo/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/signal_typo/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/signal_typo/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/unconnected_port/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/unconnected_port/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/unconnected_port/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/unconnected_port/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/wrong_bitwidth/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/wrong_bitwidth/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/wrong_bitwidth/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/bugs/wrong_bitwidth/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/golden_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__convolver/sim.sh thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/blocking_nonblocking/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/blocking_nonblocking/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/blocking_nonblocking/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/blocking_nonblocking/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/missing_enable/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/missing_enable/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/missing_enable/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/missing_enable/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/missing_reset/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/missing_reset/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/missing_reset/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/missing_reset/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/signal_typo/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/signal_typo/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/signal_typo/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/signal_typo/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/unconnected_port/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/unconnected_port/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/unconnected_port/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/unconnected_port/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/wrong_bitwidth/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/wrong_bitwidth/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/wrong_bitwidth/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/bugs/wrong_bitwidth/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/golden_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__mac_manual/sim.sh thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/blocking_nonblocking/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/blocking_nonblocking/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/blocking_nonblocking/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/blocking_nonblocking/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/inverted_condition/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/inverted_condition/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/inverted_condition/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/inverted_condition/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/missing_enable/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/missing_enable/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/missing_enable/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/missing_enable/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/missing_reset/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/missing_reset/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/missing_reset/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/bugs/missing_reset/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/golden_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__max_reg/sim.sh thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__pooler/bugs/signal_typo/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__pooler/bugs/signal_typo/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__pooler/bugs/signal_typo/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__pooler/bugs/unconnected_port/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__pooler/bugs/unconnected_port/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__pooler/bugs/unconnected_port/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__pooler/bugs/unconnected_port/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__pooler/golden_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__pooler/sim.sh thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__qmult/bugs/concat_swap/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__qmult/bugs/concat_swap/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__qmult/bugs/concat_swap/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__qmult/bugs/concat_swap/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__qmult/bugs/signal_typo/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__qmult/bugs/signal_typo/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__qmult/bugs/signal_typo/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__qmult/golden_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__qmult/sim.sh thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/blocking_nonblocking/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/blocking_nonblocking/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/blocking_nonblocking/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/blocking_nonblocking/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/concat_swap/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/concat_swap/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/concat_swap/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/concat_swap/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/signal_typo/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/signal_typo/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/signal_typo/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/signal_typo/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/wrong_bitwidth/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/wrong_bitwidth/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/wrong_bitwidth/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/bugs/wrong_bitwidth/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/golden_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__tanh_lut/sim.sh thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/blocking_nonblocking/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/blocking_nonblocking/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/blocking_nonblocking/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/blocking_nonblocking/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/missing_enable/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/missing_enable/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/missing_enable/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/missing_enable/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/missing_reset/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/missing_reset/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/missing_reset/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/missing_reset/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/wrong_bitwidth/buggy_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/wrong_bitwidth/diff.patch thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/wrong_bitwidth/metadata.json thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/bugs/wrong_bitwidth/sim_log.txt thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/golden_waveform.fst thedatabusdotio_fpga-ml-accelerator/candidates/acclerator__variable_shift_reg/sim.sh thedatabusdotio_fpga-ml-accelerator/source/README.md thedatabusdotio_fpga-ml-accelerator/source/accelerator.v thedatabusdotio_fpga-ml-accelerator/source/accelerator_tb.v thedatabusdotio_fpga-ml-accelerator/source/comparator2.v thedatabusdotio_fpga-ml-accelerator/source/control_logic2.v thedatabusdotio_fpga-ml-accelerator/source/convolver.v thedatabusdotio_fpga-ml-accelerator/source/convolver_tb.v thedatabusdotio_fpga-ml-accelerator/source/input_mux.v thedatabusdotio_fpga-ml-accelerator/source/mac_manual.v thedatabusdotio_fpga-ml-accelerator/source/max_reg.v thedatabusdotio_fpga-ml-accelerator/source/pooler.v thedatabusdotio_fpga-ml-accelerator/source/qadd.v thedatabusdotio_fpga-ml-accelerator/source/qmult.v thedatabusdotio_fpga-ml-accelerator/source/relu.v thedatabusdotio_fpga-ml-accelerator/source/tanh_data.mem thedatabusdotio_fpga-ml-accelerator/source/tanh_lut.v thedatabusdotio_fpga-ml-accelerator/source/variable_shift_reg.v zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/case_swap/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/case_swap/diff.patch zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/case_swap/metadata.json zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/case_swap/sim_log.txt zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/delayed_signal/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/delayed_signal/diff.patch zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/delayed_signal/metadata.json zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/delayed_signal/sim_log.txt zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/inverted_condition/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/inverted_condition/diff.patch zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/inverted_condition/metadata.json zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/inverted_condition/sim_log.txt zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/missing_enable/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/missing_enable/diff.patch zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/missing_enable/metadata.json zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/missing_enable/sim_log.txt zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/missing_reset/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/missing_reset/diff.patch zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/missing_reset/metadata.json zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/missing_reset/sim_log.txt zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/off_by_one_counter/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/off_by_one_counter/diff.patch zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/off_by_one_counter/metadata.json zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/off_by_one_counter/sim_log.txt zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/operator_typo/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/operator_typo/diff.patch zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/operator_typo/metadata.json zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/operator_typo/sim_log.txt zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/signal_typo/diff.patch zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/signal_typo/metadata.json zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/signal_typo/sim_log.txt zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/wrong_bitwidth/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/wrong_bitwidth/diff.patch zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/wrong_bitwidth/metadata.json zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/bugs/wrong_bitwidth/sim_log.txt zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/golden_waveform.fst zhangxin6_iverilog_testbench/candidates/display_pal__display_pal/sim.sh zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/concat_swap/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/concat_swap/diff.patch zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/concat_swap/metadata.json zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/concat_swap/sim_log.txt zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/delayed_signal/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/delayed_signal/diff.patch zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/delayed_signal/metadata.json zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/delayed_signal/sim_log.txt zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/inverted_condition/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/inverted_condition/diff.patch zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/inverted_condition/metadata.json zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/inverted_condition/sim_log.txt zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/missing_reset/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/missing_reset/diff.patch zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/missing_reset/metadata.json zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/missing_reset/sim_log.txt zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/off_by_one_counter/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/off_by_one_counter/diff.patch zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/off_by_one_counter/metadata.json zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/off_by_one_counter/sim_log.txt zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/operator_typo/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/operator_typo/diff.patch zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/operator_typo/metadata.json zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/operator_typo/sim_log.txt zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/signal_typo/diff.patch zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/signal_typo/metadata.json zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/signal_typo/sim_log.txt zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/state_transition/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/state_transition/diff.patch zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/state_transition/metadata.json zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/state_transition/sim_log.txt zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/unconnected_port/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/unconnected_port/diff.patch zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/unconnected_port/metadata.json zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/unconnected_port/sim_log.txt zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/wrong_bitwidth/buggy_waveform.vcd zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/wrong_bitwidth/diff.patch zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/wrong_bitwidth/metadata.json zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/bugs/wrong_bitwidth/sim_log.txt zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/golden_waveform.fst zhangxin6_iverilog_testbench/candidates/hdlcrev__hdlcrev/sim.sh zhangxin6_iverilog_testbench/source/bat/display_pal_testbench.bat zhangxin6_iverilog_testbench/source/bat/display_pal_testbench.gtkw zhangxin6_iverilog_testbench/source/bat/display_pal_testbench.vcd zhangxin6_iverilog_testbench/source/bat/display_pal_testbench.vvp zhangxin6_iverilog_testbench/source/bat/dsp_hdlc_ctrl_testbench.bat zhangxin6_iverilog_testbench/source/bat/dsp_hdlc_ctrl_testbench.gtkw zhangxin6_iverilog_testbench/source/bat/dsp_hdlc_ctrl_testbench.vcd zhangxin6_iverilog_testbench/source/bat/dsp_hdlc_ctrl_testbench.vvp zhangxin6_iverilog_testbench/source/bat/emif_intf_z_testbench.bat zhangxin6_iverilog_testbench/source/bat/emif_intf_z_testbench.gtkw zhangxin6_iverilog_testbench/source/bat/emif_intf_z_testbench.vcd zhangxin6_iverilog_testbench/source/bat/emif_intf_z_testbench.vvp zhangxin6_iverilog_testbench/source/bat/file_io_testbench.bat zhangxin6_iverilog_testbench/source/bat/file_io_testbench.gtkw zhangxin6_iverilog_testbench/source/bat/file_io_testbench.vcd zhangxin6_iverilog_testbench/source/bat/file_io_testbench.vvp zhangxin6_iverilog_testbench/source/bat/hdlcrev_testbench.bat zhangxin6_iverilog_testbench/source/bat/hdlcrev_testbench.gtkw zhangxin6_iverilog_testbench/source/bat/hdlcrev_testbench.vcd zhangxin6_iverilog_testbench/source/bat/hdlcrev_testbench.vvp zhangxin6_iverilog_testbench/source/bat/hdlctra_testbench.bat zhangxin6_iverilog_testbench/source/bat/hdlctra_testbench.gtkw zhangxin6_iverilog_testbench/source/bat/hdlctra_testbench.vcd zhangxin6_iverilog_testbench/source/bat/hdlctra_testbench.vvp zhangxin6_iverilog_testbench/source/bat/insert0_testbench.bat zhangxin6_iverilog_testbench/source/bat/insert0_testbench.gtkw zhangxin6_iverilog_testbench/source/bat/insert0_testbench.vcd zhangxin6_iverilog_testbench/source/bat/insert0_testbench.vvp zhangxin6_iverilog_testbench/source/connect_domain_get.v zhangxin6_iverilog_testbench/source/cpld_top.v zhangxin6_iverilog_testbench/source/data_gen.v zhangxin6_iverilog_testbench/source/display_pal.v zhangxin6_iverilog_testbench/source/display_pal_testbench.v zhangxin6_iverilog_testbench/source/dsp_hdlc_ctrl.v zhangxin6_iverilog_testbench/source/dsp_hdlc_ctrl_testbench.v zhangxin6_iverilog_testbench/source/emif_intf_z.v zhangxin6_iverilog_testbench/source/emif_intf_z_testbench.v zhangxin6_iverilog_testbench/source/file_io/1.txt zhangxin6_iverilog_testbench/source/file_io/1.txt.png zhangxin6_iverilog_testbench/source/file_io/2.txt zhangxin6_iverilog_testbench/source/file_io/2.txt.png zhangxin6_iverilog_testbench/source/file_io/3.txt zhangxin6_iverilog_testbench/source/file_io/4.txt zhangxin6_iverilog_testbench/source/file_io/4.txt.png zhangxin6_iverilog_testbench/source/file_io/5.txt zhangxin6_iverilog_testbench/source/file_io/5.txt.png zhangxin6_iverilog_testbench/source/file_io/convert.m zhangxin6_iverilog_testbench/source/file_io/lena_32.jpg zhangxin6_iverilog_testbench/source/file_io_testbench.v zhangxin6_iverilog_testbench/source/flag_i0.v zhangxin6_iverilog_testbench/source/gpio_intf.v zhangxin6_iverilog_testbench/source/gpio_intr_gen.v zhangxin6_iverilog_testbench/source/hdlcrev.v zhangxin6_iverilog_testbench/source/hdlcrev_testbench.v zhangxin6_iverilog_testbench/source/hdlctra.v zhangxin6_iverilog_testbench/source/hdlctra_testbench.v zhangxin6_iverilog_testbench/source/insert0.v zhangxin6_iverilog_testbench/source/insert0_testbench.v with huggingface_hub

Add files using upload-large-folder tool