hexsha
stringlengths
40
40
size
int64
6
1.05M
ext
stringclasses
3 values
lang
stringclasses
1 value
max_stars_repo_path
stringlengths
4
232
max_stars_repo_name
stringlengths
7
106
max_stars_repo_head_hexsha
stringlengths
40
40
max_stars_repo_licenses
listlengths
1
7
max_stars_count
int64
1
33.5k
max_stars_repo_stars_event_min_datetime
stringlengths
24
24
max_stars_repo_stars_event_max_datetime
stringlengths
24
24
max_issues_repo_path
stringlengths
4
232
max_issues_repo_name
stringlengths
7
106
max_issues_repo_head_hexsha
stringlengths
40
40
max_issues_repo_licenses
listlengths
1
7
max_issues_count
int64
1
37.5k
max_issues_repo_issues_event_min_datetime
stringlengths
24
24
max_issues_repo_issues_event_max_datetime
stringlengths
24
24
max_forks_repo_path
stringlengths
4
232
max_forks_repo_name
stringlengths
7
106
max_forks_repo_head_hexsha
stringlengths
40
40
max_forks_repo_licenses
listlengths
1
7
max_forks_count
int64
1
12.6k
max_forks_repo_forks_event_min_datetime
stringlengths
24
24
max_forks_repo_forks_event_max_datetime
stringlengths
24
24
content
stringlengths
6
1.05M
avg_line_length
float64
1.16
19.7k
max_line_length
int64
2
938k
alphanum_fraction
float64
0
1
ec63f9392129f6f1a06ec56a88ca6cfbe04c2e84
17,422
asm
Assembly
unit_tests/tests/math.asm
undisbeliever/snesdev-common
0be45f5dbfe69e03c25e91c62186afa138ea1924
[ "MIT" ]
3
2015-05-26T08:35:07.000Z
2015-09-02T20:48:34.000Z
unit_tests/tests/math.asm
undisbeliever/snesdev-common
0be45f5dbfe69e03c25e91c62186afa138ea1924
[ "MIT" ]
null
null
null
unit_tests/tests/math.asm
undisbeliever/snesdev-common
0be45f5dbfe69e03c25e91c62186afa138ea1924
[ "MIT" ]
null
null
null
; Test of Math routines .include "routines/math.h" ;; Call math routine through DB set handler. ;; Will set DB to $FF (so it can't access registers) for call .macro JSR_MTH routine PEA $80FF PLB JSR .ident(.sprintf("%s_DB", .string(routine))) PLB .endmacro PAGE_ROUTINE Math_Multiply_1 Text_SetColor 4 Text_PrintString "Multiply_U8Y_U8X_UY" .macro Test_Multiply_U8Y_U8X_UY .local factorX, factorY STATIC_RANDOM_MIN_MAX factorX, 0, 255 STATIC_RANDOM_MIN_MAX factorY, 0, 255 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%10u * %3u = ", factorY, factorX) LDY #factorY LDX #factorX JSR_MTH Math__Multiply_U8Y_U8X_UY Check_16Y (factorY * factorX) JSR Text__PrintDecimal_U16Y .endmacro Test_Multiply_U8Y_U8X_UY Test_Multiply_U8Y_U8X_UY Test_Multiply_U8Y_U8X_UY Test_Multiply_U8Y_U8X_UY Test_Multiply_U8Y_U8X_UY Text_SetColor 4 Text_NewLine Text_NewLine Text_PrintString "Multiply_U16Y_U8A_U16Y" .macro Test_Multiply_U16Y_U8A_U16Y .local factorA, factorY STATIC_RANDOM_MIN_MAX factorA, 0, 255 STATIC_RANDOM_MIN_MAX factorY, 0, 65535 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%10u * %3u = ", factorY, factorA) LDY #factorY LDA #factorA JSR_MTH Math__Multiply_U16Y_U8A_U16Y Check_16Y (factorY * factorA) JSR Text__PrintDecimal_U16Y .endmacro Test_Multiply_U16Y_U8A_U16Y Test_Multiply_U16Y_U8A_U16Y Test_Multiply_U16Y_U8A_U16Y Test_Multiply_U16Y_U8A_U16Y Test_Multiply_U16Y_U8A_U16Y RTS PAGE_ROUTINE Math_Multiply_2 Text_SetColor 4 Text_PrintString "Multiply_S16Y_U8A_S16Y" .macro Test_Multiply_S16Y_U8A_S16Y .local factorA, factorY STATIC_RANDOM_MIN_MAX factorA, 0, 255 STATIC_RANDOM_MIN_MAX factorY, -32768, 32767 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%10i * %3u = ", factorY, factorA) LDY #.loword(factorY) LDA #factorA JSR_MTH Math__Multiply_S16Y_U8A_S16Y Check_16Y (factorY * factorA) JSR Text__PrintDecimal_U16Y .endmacro Test_Multiply_S16Y_U8A_S16Y Test_Multiply_S16Y_U8A_S16Y Test_Multiply_S16Y_U8A_S16Y Test_Multiply_S16Y_U8A_S16Y Test_Multiply_S16Y_U8A_S16Y Text_SetColor 4 Text_NewLine Text_NewLine Text_PrintString "Multiply_U16Y_U8A_U32XY" .macro Test_Multiply_U16Y_U8A_U32 .local factorA, factorY STATIC_RANDOM_MIN_MAX factorA, 0, 255 STATIC_RANDOM_MIN_MAX factorY, 0, 65535 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%10u * %3u = ", factorY, factorA) LDY #factorY LDA #factorA JSR_MTH Math__Multiply_U16Y_U8A_U32 LDXY Math__product32 Check_32XY (factorY * factorA) JSR Text__PrintDecimal_U32XY .endmacro Test_Multiply_U16Y_U8A_U32 Test_Multiply_U16Y_U8A_U32 Test_Multiply_U16Y_U8A_U32 Test_Multiply_U16Y_U8A_U32 Test_Multiply_U16Y_U8A_U32 RTS PAGE_ROUTINE Math_Multiply_3 Text_SetColor 4 Text_PrintString "Multiply_U16Y_U16X_U16Y" .macro Test_Multiply_U16Y_U16X_U16Y .local factorX, factorY STATIC_RANDOM_MIN_MAX factorX, 0, 65535 STATIC_RANDOM_MIN_MAX factorY, 0, 65535 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%7i * %6i = ", factorY, factorX) LDY #.loword(factorY) LDX #.loword(factorX) JSR_MTH Math__Multiply_U16Y_U16X_U16Y Check_16Y (factorY * factorX) JSR Text__PrintDecimal_U16Y .endmacro Test_Multiply_U16Y_U16X_U16Y Test_Multiply_U16Y_U16X_U16Y Test_Multiply_U16Y_U16X_U16Y Test_Multiply_U16Y_U16X_U16Y Test_Multiply_U16Y_U16X_U16Y Text_SetColor 4 Text_NewLine Text_NewLine Text_PrintString "Multiply_U16Y_U16X_U32XY" .macro Test_Multiply_U16Y_U16X_U32XY .local factorX, factorY STATIC_RANDOM_MIN_MAX factorX, 0, 65535 STATIC_RANDOM_MIN_MAX factorY, 0, 65535 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%7u * %6u = ", factorY, factorX) LDY #factorY LDX #factorX JSR_MTH Math__Multiply_U16Y_U16X_U32XY Check_32XY (factorY * factorX) JSR Text__PrintDecimal_U32XY .endmacro Test_Multiply_U16Y_U16X_U32XY Test_Multiply_U16Y_U16X_U32XY Test_Multiply_U16Y_U16X_U32XY Test_Multiply_U16Y_U16X_U32XY Test_Multiply_U16Y_U16X_U32XY RTS PAGE_ROUTINE Math_Multiply_4 Text_SetColor 4 Text_PrintString "Multiply_S16Y_S16X_S16Y" .macro Test_Multiply_S16Y_S16X_S16Y .local factorX, factorY STATIC_RANDOM_MIN_MAX factorX, -32768, 32767 STATIC_RANDOM_MIN_MAX factorY, -32768, 32767 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%7i * %6i = ", factorY, factorX) LDY #.loword(factorY) LDX #.loword(factorX) JSR_MTH Math__Multiply_S16Y_S16X_S16Y Check_16Y (factorY * factorX) JSR Text__PrintDecimal_S16Y .endmacro Test_Multiply_S16Y_S16X_S16Y Test_Multiply_S16Y_S16X_S16Y Test_Multiply_S16Y_S16X_S16Y Test_Multiply_S16Y_S16X_S16Y Test_Multiply_S16Y_S16X_S16Y Text_SetColor 4 Text_NewLine Text_NewLine Text_PrintString "Multiply_S16Y_S16X_S32XY" .macro Test_Multiply_S16Y_S16X_S32XY .local factorX, factorY STATIC_RANDOM_MIN_MAX factorX, -32768, 32767 STATIC_RANDOM_MIN_MAX factorY, -32768, 32767 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%7i * %6i = ", factorY, factorX) LDY #.loword(factorY) LDX #.loword(factorX) JSR_MTH Math__Multiply_S16Y_S16X_S32XY Check_32XY (factorY * factorX) JSR Text__PrintDecimal_S32XY .endmacro Test_Multiply_S16Y_S16X_S32XY Test_Multiply_S16Y_S16X_S32XY Test_Multiply_S16Y_S16X_S32XY Test_Multiply_S16Y_S16X_S32XY Test_Multiply_S16Y_S16X_S32XY RTS PAGE_ROUTINE Math_Multiply_5 Text_SetColor 4 Text_PrintString "Multiply_U32XY_U8A_U32XY" .macro Test_Multiply_U32XY_U8A_U32XY .local factor32, factorA ; Prevent overflow STATIC_RANDOM_MIN_MAX factor32, 0, 999999999 STATIC_RANDOM_MIN_MAX factorA, 0, 256 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%11u*%3u = ", factor32, factorA) LDXY #factor32 LDA #factorA JSR_MTH Math__Multiply_U32XY_U8A_U32XY Check_32XY (factor32 * factorA) JSR Text__PrintDecimal_U32XY .endmacro Test_Multiply_U32XY_U8A_U32XY Test_Multiply_U32XY_U8A_U32XY Test_Multiply_U32XY_U8A_U32XY Test_Multiply_U32XY_U8A_U32XY Test_Multiply_U32XY_U8A_U32XY Text_SetColor 4 Text_NewLine Text_NewLine Text_PrintString "Multiply_S32XY_U8A_S32XY" .macro Test_Multiply_S32XY_U8A_S32XY .local factor32, factorA ; prevent overflow STATIC_RANDOM_MIN_MAX factor32, -999999999, 999999999 STATIC_RANDOM_MIN_MAX factorA, 0, 256 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%11i*%3u = ", factor32, factorA) LDXY #factor32 LDA #factorA JSR_MTH Math__Multiply_S32XY_U8A_S32XY Check_32XY (factor32 * factorA) JSR Text__PrintDecimal_U32XY .endmacro Test_Multiply_S32XY_U8A_S32XY Test_Multiply_S32XY_U8A_S32XY Test_Multiply_S32XY_U8A_S32XY Test_Multiply_S32XY_U8A_S32XY Test_Multiply_S32XY_U8A_S32XY RTS PAGE_ROUTINE Math_Multiply_6 Text_SetColor 4 Text_PrintString "Multiply_U32_U16Y_U32XY" .macro Test_Multiply_U32_U16Y_U32XY .local factor32, factorY ; Prevent overflow STATIC_RANDOM_MIN_MAX factor32, 0, 999999999 STATIC_RANDOM_MIN_MAX factorY, 0, 65535 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%11u*%5u=", factor32, factorY) LDXY #factor32 STXY Math__factor32 LDY #factorY JSR_MTH Math__Multiply_U32_U16Y_U32XY Check_32XY (factor32 * factorY) JSR Text__PrintDecimal_U32XY .endmacro Test_Multiply_U32_U16Y_U32XY Test_Multiply_U32_U16Y_U32XY Test_Multiply_U32_U16Y_U32XY Test_Multiply_U32_U16Y_U32XY Test_Multiply_U32_U16Y_U32XY Text_SetColor 4 Text_NewLine Text_NewLine Text_PrintString "Multiply_S32_U16Y_S32XY" .macro Test_Multiply_S32_U16Y_S32XY .local factor32, factorY ; Prevent overflow STATIC_RANDOM_MIN_MAX factor32, -999999999, 999999999 STATIC_RANDOM_MIN_MAX factorY, 0, 65535 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%10i*%5i=", factor32, factorY) LDXY #factor32 STXY Math__factor32 LDY #factorY JSR_MTH Math__Multiply_S32_U16Y_S32XY Check_32XY (factor32 * factorY) JSR Text__PrintDecimal_S32XY .endmacro Test_Multiply_S32_U16Y_S32XY Test_Multiply_S32_U16Y_S32XY Test_Multiply_S32_U16Y_S32XY Test_Multiply_S32_U16Y_S32XY Test_Multiply_S32_U16Y_S32XY RTS PAGE_ROUTINE Math_Multiply_7 Text_SetColor 4 Text_PrintString "Multiply_U32_S16Y_32XY" .macro Test_Multiply_U32_S16Y_32XY .local factor32, factorY ; Prevent overflow STATIC_RANDOM_MIN_MAX factor32, 999999999 STATIC_RANDOM_MIN_MAX factorY, -32768, 32767 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%10i*%6i=", factor32, factorY) LDXY #factor32 STXY Math__factor32 LDY #.loword(factorY) JSR_MTH Math__Multiply_U32_S16Y_32XY Check_32XY (factor32 * factorY) JSR Text__PrintDecimal_S32XY .endmacro Test_Multiply_U32_S16Y_32XY Test_Multiply_U32_S16Y_32XY Test_Multiply_U32_S16Y_32XY Test_Multiply_U32_S16Y_32XY Test_Multiply_U32_S16Y_32XY Text_SetColor 4 Text_NewLine Text_NewLine Text_PrintString "Multiply_S32_S16Y_S32XY" .macro Test_Multiply_S32_S16Y_S32XY .local factor32, factorY ; Prevent overflow STATIC_RANDOM_MIN_MAX factor32, -999999999, 999999999 STATIC_RANDOM_MIN_MAX factorY, -32768, 32767 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%10i*%6i=", factor32, factorY) LDXY #factor32 STXY Math__factor32 LDY #.loword(factorY) JSR_MTH Math__Multiply_S32_S16Y_S32XY Check_32XY (factor32 * factorY) JSR Text__PrintDecimal_S32XY .endmacro Test_Multiply_S32_S16Y_S32XY Test_Multiply_S32_S16Y_S32XY Test_Multiply_S32_S16Y_S32XY Test_Multiply_S32_S16Y_S32XY Test_Multiply_S32_S16Y_S32XY RTS PAGE_ROUTINE Math_Multiply_8 Text_SetColor 4 Text_PrintString "Multiply_U32_U32XY_U32XY (hex)" .macro Test_Multiply_U32_U32XY_U32XY .local factor32, factorXY ; Prevent overflow STATIC_RANDOM_MIN_MAX factor32, 0, 999999999 STATIC_RANDOM_MIN_MAX factorXY, 0, 999999999 ; no new line, due to overflow. Text_SetColor 0 Text_PrintString .sprintf("%8X * %8X = ", factor32, factorXY) LDXY #factor32 STXY Math__factor32 LDXY #factorXY JSR_MTH Math__Multiply_U32_U32XY_U32XY Check_32XY (factor32 * factorXY) Text_PrintHex Math__product32 .endmacro Test_Multiply_U32_U32XY_U32XY Test_Multiply_U32_U32XY_U32XY Test_Multiply_U32_U32XY_U32XY Test_Multiply_U32_U32XY_U32XY Test_Multiply_U32_U32XY_U32XY Text_SetColor 4 Text_NewLine Text_PrintString "Multiply_S32_S32XY_S32XY (hex)" .macro Test_Multiply_S32_S32XY_S32XY .local factor32, factorXY ; Prevent overflow STATIC_RANDOM_MIN_MAX factor32, -999999999, 999999999 STATIC_RANDOM_MIN_MAX factorXY, -999999999, 999999999 ; no new line, due to overflow. Text_SetColor 0 Text_PrintString .sprintf("%8X * %8X = ", factor32, factorXY) LDXY #factor32 STXY Math__factor32 LDXY #factorXY JSR_MTH Math__Multiply_S32_S32XY_S32XY Check_32XY (factor32 * factorXY) Text_PrintHex Math__product32 .endmacro Test_Multiply_S32_S32XY_S32XY Test_Multiply_S32_S32XY_S32XY Test_Multiply_S32_S32XY_S32XY Test_Multiply_S32_S32XY_S32XY Test_Multiply_S32_S32XY_S32XY RTS PAGE_ROUTINE Math_Divide_1 Text_SetColor 4 Text_PrintString "Divide_U16Y_U16X" .macro Test_Divide_U16Y_U16X .local dividend, divisor STATIC_RANDOM_MIN_MAX dividend, 1000, 65535 STATIC_RANDOM_MIN_MAX divisor, 1, 5000 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%8u / %5u = ", dividend, divisor) LDY #dividend LDX #divisor JSR_MTH Math__Divide_U16Y_U16X PHX Check_16Y (dividend / divisor) JSR Text__PrintDecimal_U16Y Text_SetColor 0 Text_PrintString " r " PLY Check_16Y (dividend .mod divisor) JSR Text__PrintDecimal_U16Y .endmacro Test_Divide_U16Y_U16X Test_Divide_U16Y_U16X Test_Divide_U16Y_U16X Test_Divide_U16Y_U16X Test_Divide_U16Y_U16X Text_SetColor 4 Text_NewLine Text_NewLine Text_PrintString "Divide_S16Y_U16X" .macro Test_Divide_S16Y_U16X dividend, divisor .local dividend, divisor STATIC_RANDOM_MIN_MAX dividend, -32768, 32767 STATIC_RANDOM_MIN_MAX divisor, 1, 5000 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%8i / %5i = ", dividend, divisor) LDY #.loword(dividend) LDX #.loword(divisor) JSR_MTH Math__Divide_S16Y_U16X PHX Check_16Y (dividend / divisor) JSR Text__PrintDecimal_S16Y Text_SetColor 0 Text_PrintString " r " PLY .if dividend .mod divisor > 0 Check_16Y (dividend .mod divisor) .else Check_16Y -(dividend .mod divisor) .endif JSR Text__PrintDecimal_S16Y .endmacro Test_Divide_U16Y_U16X Test_Divide_U16Y_U16X Test_Divide_U16Y_U16X Test_Divide_U16Y_U16X Test_Divide_U16Y_U16X RTS PAGE_ROUTINE Math_Divide_2 Text_SetColor 4 Text_PrintString "Divide_U16Y_S16X" .macro Test_Divide_U16Y_S16X .local dividend, divisor STATIC_RANDOM_MIN_MAX dividend, 0, 65535 STATIC_RANDOM_MIN_MAX divisor, -5000, 5000 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%8i / %5i = ", dividend, divisor) LDY #.loword(dividend) LDX #.loword(divisor) JSR_MTH Math__Divide_U16Y_S16X PHX Check_16Y (dividend / divisor) JSR Text__PrintDecimal_S16Y Text_SetColor 0 Text_PrintString " r " PLY .if dividend .mod divisor > 0 Check_16Y (dividend .mod divisor) .else Check_16Y -(dividend .mod divisor) .endif JSR Text__PrintDecimal_S16Y .endmacro Test_Divide_U16Y_S16X Test_Divide_U16Y_S16X Test_Divide_U16Y_S16X Test_Divide_U16Y_S16X Test_Divide_U16Y_S16X Text_SetColor 4 Text_NewLine Text_NewLine Text_PrintString "Divide_S16Y_S16X" .macro Test_Divide_S16Y_S16X .local dividend, divisor STATIC_RANDOM_MIN_MAX dividend, -32768, 32767 STATIC_RANDOM_MIN_MAX divisor, -5000, 5000 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%8i /%5i = ", dividend, divisor) LDY #.loword(dividend) LDX #.loword(divisor) JSR_MTH Math__Divide_S16Y_S16X PHX Check_16Y (dividend / divisor) JSR Text__PrintDecimal_S16Y Text_SetColor 0 Text_PrintString " r " PLY .if dividend .mod divisor > 0 Check_16Y (dividend .mod divisor) .else Check_16Y -(dividend .mod divisor) .endif JSR Text__PrintDecimal_S16Y .endmacro Test_Divide_S16Y_S16X Test_Divide_S16Y_S16X Test_Divide_S16Y_S16X Test_Divide_S16Y_S16X Test_Divide_S16Y_S16X RTS PAGE_ROUTINE Math_Divide_3 Text_SetColor 4 Text_PrintString "Divide_U16Y_U8A" .macro Test_Divide_U16Y_U8A .local dividend, divisor STATIC_RANDOM_MIN_MAX dividend, 0, 65535 STATIC_RANDOM_MIN_MAX divisor, 1, 256 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%8u/%4u = ", dividend, divisor) LDY #dividend LDA #divisor JSR_MTH Math__Divide_U16Y_U8A PHX Check_16Y (dividend / divisor) JSR Text__PrintDecimal_U16Y Text_SetColor 0 Text_PrintString " r " PLY Check_16Y (dividend .mod divisor) JSR Text__PrintDecimal_U16Y .endmacro Test_Divide_U16Y_U8A Test_Divide_U16Y_U8A Test_Divide_U16Y_U8A Test_Divide_U16Y_U8A Test_Divide_U16Y_U8A Text_SetColor 4 Text_NewLine Text_NewLine Text_PrintString "Divide_U32_U8A" .macro Test_Divide_U32_U8A .local dividend, divisor STATIC_RANDOM_MIN_MAX dividend, 0, 999999999 STATIC_RANDOM_MIN_MAX divisor, 1, 256 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%9u/%3u = ", dividend, divisor) LDXY #dividend STXY Math__dividend32 LDA #divisor JSR_MTH Math__Divide_U32_U8A PHA LDXY Math__result32 Check_32XY (dividend / divisor) JSR Text__PrintDecimal_U32XY Text_SetColor 0 Text_PrintString " r " PLA Check_U8A (dividend .mod divisor) JSR Text__PrintDecimal_U8A .endmacro Test_Divide_U32_U8A Test_Divide_U32_U8A Test_Divide_U32_U8A Test_Divide_U32_U8A Test_Divide_U32_U8A RTS PAGE_ROUTINE Math_Divide_4 Text_SetColor 4 Text_PrintString "Divide_U32_U32 (hex)" .macro Test_Divide_U32_U32 .local dividend, divisor STATIC_RANDOM_MIN_MAX dividend, 0, 99999999 STATIC_RANDOM_MIN_MAX divisor, 1, 9999999 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%10d / %10d =", dividend, divisor) Text_NewLine Text_PrintString " " LDXY #dividend STXY Math__dividend32 LDXY #divisor STXY Math__divisor32 JSR_MTH Math__Divide_U32_U32 LDXY Math__result32 Check_32XY (dividend / divisor) JSR Text__PrintDecimal_U32XY Text_SetColor 0 Text_PrintString " r " LDXY Math__remainder32 Check_32XY (dividend .mod divisor) JSR Text__PrintDecimal_U32XY .endmacro Test_Divide_U32_U32 Test_Divide_U32_U32 Test_Divide_U32_U32 Test_Divide_U32_U32 Test_Divide_U32_U32 RTS PAGE_ROUTINE Math_Divide_5 Text_SetColor 4 Text_PrintString "Divide_S32_S32" .macro Test_Divide_S32_S32 .local dividend, divisor STATIC_RANDOM_MIN_MAX dividend, -999999999, 999999999 STATIC_RANDOM_MIN_MAX divisor, -9999999, 9999999 Text_NewLine Text_SetColor 0 Text_PrintString .sprintf("%10i / %10i =", dividend, divisor) Text_NewLine Text_PrintString " " LDXY #dividend STXY Math__dividend32 LDXY #divisor STXY Math__divisor32 JSR_MTH Math__Divide_S32_S32 LDXY Math__result32 Check_32XY (dividend / divisor) JSR Text__PrintDecimal_S32XY Text_SetColor 0 Text_PrintString " r " LDXY Math__remainder32 .if dividend .mod divisor > 0 Check_32XY (dividend .mod divisor) .else Check_32XY -(dividend .mod divisor) .endif JSR Text__PrintDecimal_S32XY .endmacro Test_Divide_S32_S32 Test_Divide_S32_S32 Test_Divide_S32_S32 Test_Divide_S32_S32 Test_Divide_S32_S32 RTS
20.305361
63
0.802204
911f481ee38729af6e02ae61753adfa8604429f2
31
asm
Assembly
ins.asm
zaoad/assembly-
09b282351ae46efe746bf647ccf2834433f9b177
[ "MIT" ]
null
null
null
ins.asm
zaoad/assembly-
09b282351ae46efe746bf647ccf2834433f9b177
[ "MIT" ]
null
null
null
ins.asm
zaoad/assembly-
09b282351ae46efe746bf647ccf2834433f9b177
[ "MIT" ]
null
null
null
call jmp jx int ret iret loop
4.428571
8
0.741935
e9ff1a544736cd9e63eb3ad86aa5f9c735c076f8
236
asm
Assembly
libsrc/math/genmath/seed.asm
andydansby/z88dk-mk2
51c15f1387293809c496f5eaf7b196f8a0e9b66b
[ "ClArtistic" ]
1
2018-09-04T23:07:24.000Z
2018-09-04T23:07:24.000Z
libsrc/genmath/seed.asm
dex4er/deb-z88dk
9ee4f23444fa6f6043462332a1bff7ae20a8504b
[ "ClArtistic" ]
null
null
null
libsrc/genmath/seed.asm
dex4er/deb-z88dk
9ee4f23444fa6f6043462332a1bff7ae20a8504b
[ "ClArtistic" ]
null
null
null
; ; Small C+ Generic Math Library ; ; Set the floating point seed ; ; XLIB fpseed XREF dstore XREF fp_seed .fpseed ld hl,fp_seed jp dstore
15.733333
37
0.436441
35fff17b9ce7e98351f5ee516594e0c8f0640a01
7,618
asm
Assembly
cpu_xenoncat/asm_linux/macro_blake2b_avx2.asm
ggicuv1/vrsc
16a416f89a95721faa888254dc41bb9489740529
[ "MIT" ]
886
2016-10-20T20:59:59.000Z
2022-03-12T07:47:52.000Z
cpu_xenoncat/asm_linux/macro_blake2b_avx2.asm
ggicuv1/vrsc
16a416f89a95721faa888254dc41bb9489740529
[ "MIT" ]
369
2016-10-21T07:42:54.000Z
2020-11-19T10:49:29.000Z
cpu_xenoncat/asm_linux/macro_blake2b_avx2.asm
ggicuv1/vrsc
16a416f89a95721faa888254dc41bb9489740529
[ "MIT" ]
534
2016-10-20T21:00:00.000Z
2022-03-29T10:02:27.000Z
macro hR0 m0,m1,m2,m3,m4,m5,m6,m7,lim,src { vpaddq ymm0,ymm0,ymm4 vpaddq ymm1,ymm1,ymm5 vpaddq ymm2,ymm2,ymm6 vpaddq ymm3,ymm3,ymm7 if m0<lim vpaddq ymm0,ymm0, yword [src+m0*32] end if if m1<lim vpaddq ymm1,ymm1, yword [src+m1*32] end if if m2<lim vpaddq ymm2,ymm2, yword [src+m2*32] end if if m3<lim vpaddq ymm3,ymm3, yword [src+m3*32] end if vpxor ymm12,ymm12,ymm0 vpxor ymm13,ymm13,ymm1 vpxor ymm14,ymm14,ymm2 vpxor ymm15,ymm15,ymm3 vpshufd ymm12,ymm12,0xB1 vpshufd ymm13,ymm13,0xB1 vpshufd ymm14,ymm14,0xB1 vpshufd ymm15,ymm15,0xB1 vpaddq ymm8,ymm8,ymm12 vpaddq ymm9,ymm9,ymm13 vpaddq ymm10,ymm10,ymm14 vpaddq ymm11,ymm11,ymm15 vpxor ymm4,ymm4,ymm8 vpxor ymm5,ymm5,ymm9 vpxor ymm6,ymm6,ymm10 vpxor ymm7,ymm7,ymm11 vmovdqa [rsp], ymm8 vbroadcasti128 ymm8, xword [xshufb_ror24] vpshufb ymm4,ymm4,ymm8 vpshufb ymm5,ymm5,ymm8 vpshufb ymm6,ymm6,ymm8 vpshufb ymm7,ymm7,ymm8 vmovdqa ymm8, [rsp] vpaddq ymm0,ymm0,ymm4 vpaddq ymm1,ymm1,ymm5 vpaddq ymm2,ymm2,ymm6 vpaddq ymm3,ymm3,ymm7 if m4<lim vpaddq ymm0,ymm0, yword [src+m4*32] end if if m5<lim vpaddq ymm1,ymm1, yword [src+m5*32] end if if m6<lim vpaddq ymm2,ymm2, yword [src+m6*32] end if if m7<lim vpaddq ymm3,ymm3, yword [src+m7*32] end if vpxor ymm12,ymm12,ymm0 vpxor ymm13,ymm13,ymm1 vpxor ymm14,ymm14,ymm2 vpxor ymm15,ymm15,ymm3 vmovdqa [rsp], ymm0 vbroadcasti128 ymm0, xword [xshufb_ror16] vpshufb ymm12,ymm12,ymm0 vpshufb ymm13,ymm13,ymm0 vpshufb ymm14,ymm14,ymm0 vpshufb ymm15,ymm15,ymm0 vpaddq ymm8,ymm8,ymm12 vpaddq ymm9,ymm9,ymm13 vpaddq ymm10,ymm10,ymm14 vpaddq ymm11,ymm11,ymm15 vpxor ymm4,ymm4,ymm8 vpxor ymm5,ymm5,ymm9 vpxor ymm6,ymm6,ymm10 vpxor ymm7,ymm7,ymm11 vpaddq ymm0,ymm4,ymm4 vpsrlq ymm4,ymm4,63 vpor ymm4,ymm4,ymm0 vpaddq ymm0,ymm5,ymm5 vpsrlq ymm5,ymm5,63 vpor ymm5,ymm5,ymm0 vpaddq ymm0,ymm6,ymm6 vpsrlq ymm6,ymm6,63 vpor ymm6,ymm6,ymm0 vpaddq ymm0,ymm7,ymm7 vpsrlq ymm7,ymm7,63 vpor ymm7,ymm7,ymm0 vmovdqa ymm0, [rsp] } macro hR1 m0,m1,m2,m3,m4,m5,m6,m7,lim,src { vpaddq ymm0,ymm0,ymm5 vpaddq ymm1,ymm1,ymm6 vpaddq ymm2,ymm2,ymm7 vpaddq ymm3,ymm3,ymm4 if m0<lim vpaddq ymm0,ymm0, yword [src+m0*32] end if if m1<lim vpaddq ymm1,ymm1, yword [src+m1*32] end if if m2<lim vpaddq ymm2,ymm2, yword [src+m2*32] end if if m3<lim vpaddq ymm3,ymm3, yword [src+m3*32] end if vpxor ymm15,ymm15,ymm0 vpxor ymm12,ymm12,ymm1 vpxor ymm13,ymm13,ymm2 vpxor ymm14,ymm14,ymm3 vpshufd ymm15,ymm15,0xB1 vpshufd ymm12,ymm12,0xB1 vpshufd ymm13,ymm13,0xB1 vpshufd ymm14,ymm14,0xB1 vpaddq ymm10,ymm10,ymm15 vpaddq ymm11,ymm11,ymm12 vpaddq ymm8,ymm8,ymm13 vpaddq ymm9,ymm9,ymm14 vpxor ymm5,ymm5,ymm10 vpxor ymm6,ymm6,ymm11 vpxor ymm7,ymm7,ymm8 vpxor ymm4,ymm4,ymm9 vmovdqa [rsp], ymm10 vbroadcasti128 ymm10, xword [xshufb_ror24] vpshufb ymm5,ymm5,ymm10 vpshufb ymm6,ymm6,ymm10 vpshufb ymm7,ymm7,ymm10 vpshufb ymm4,ymm4,ymm10 vmovdqa ymm10, [rsp] vpaddq ymm0,ymm0,ymm5 vpaddq ymm1,ymm1,ymm6 vpaddq ymm2,ymm2,ymm7 vpaddq ymm3,ymm3,ymm4 if m4<lim vpaddq ymm0,ymm0, yword [src+m4*32] end if if m5<lim vpaddq ymm1,ymm1, yword [src+m5*32] end if if m6<lim vpaddq ymm2,ymm2, yword [src+m6*32] end if if m7<lim vpaddq ymm3,ymm3, yword [src+m7*32] end if vpxor ymm15,ymm15,ymm0 vpxor ymm12,ymm12,ymm1 vpxor ymm13,ymm13,ymm2 vpxor ymm14,ymm14,ymm3 vmovdqa [rsp], ymm0 vbroadcasti128 ymm0, xword [xshufb_ror16] vpshufb ymm15,ymm15,ymm0 vpshufb ymm12,ymm12,ymm0 vpshufb ymm13,ymm13,ymm0 vpshufb ymm14,ymm14,ymm0 vpaddq ymm10,ymm10,ymm15 vpaddq ymm11,ymm11,ymm12 vpaddq ymm8,ymm8,ymm13 vpaddq ymm9,ymm9,ymm14 vpxor ymm5,ymm5,ymm10 vpxor ymm6,ymm6,ymm11 vpxor ymm7,ymm7,ymm8 vpxor ymm4,ymm4,ymm9 vpaddq ymm0,ymm5,ymm5 vpsrlq ymm5,ymm5,63 vpor ymm5,ymm5,ymm0 vpaddq ymm0,ymm6,ymm6 vpsrlq ymm6,ymm6,63 vpor ymm6,ymm6,ymm0 vpaddq ymm0,ymm7,ymm7 vpsrlq ymm7,ymm7,63 vpor ymm7,ymm7,ymm0 vpaddq ymm0,ymm4,ymm4 vpsrlq ymm4,ymm4,63 vpor ymm4,ymm4,ymm0 vmovdqa ymm0, [rsp] } macro Blake2bRounds2 lim,src { ;ROUND 0 ;hR0 0,2,4,6,1,3,5,7,lim,src ;hR1 8,10,12,14,9,11,13,15,lim,src ;ROUND 1 hR0 14,4,9,13,10,8,15,6,lim,src hR1 1,0,11,5,12,2,7,3,lim,src ;ROUND 2 hR0 11,12,5,15,8,0,2,13,lim,src hR1 10,3,7,9,14,6,1,4,lim,src ;ROUND 3 hR0 7,3,13,11,9,1,12,14,lim,src hR1 2,5,4,15,6,10,0,8,lim,src ;ROUND 4 hR0 9,5,2,10,0,7,4,15,lim,src hR1 14,11,6,3,1,12,8,13,lim,src ;ROUND 5 hR0 2,6,0,8,12,10,11,3,lim,src hR1 4,7,15,1,13,5,14,9,lim,src ;ROUND 6 hR0 12,1,14,4,5,15,13,10,lim,src hR1 0,6,9,8,7,3,2,11,lim,src ;ROUND 7 hR0 13,7,12,3,11,14,1,9,lim,src hR1 5,15,8,2,0,4,6,10,lim,src ;ROUND 8 hR0 6,14,11,0,15,9,3,8,lim,src hR1 12,13,1,10,2,7,4,5,lim,src ;ROUND 9 hR0 10,8,7,1,2,4,6,5,lim,src hR1 15,9,3,13,11,14,12,0,lim,src ;ROUND 10 hR0 0,2,4,6,1,3,5,7,lim,src hR1 8,10,12,14,9,11,13,15,lim,src ;ROUND 11 hR0 14,4,9,13,10,8,15,6,lim,src hR1 1,0,11,5,12,2,7,3,lim,src } macro Blake2beq2of2 mids, src { vpbroadcastq ymm0, qword [mids] vpaddq ymm0,ymm0, yword [src+1*32] vpbroadcastq ymm12, qword [mids+0x08] vpxor ymm12,ymm12,ymm0 vbroadcasti128 ymm2, xword [xshufb_ror16] ;ymm2 is temp vpshufb ymm12,ymm12,ymm2 vpbroadcastq ymm8, qword [mids+0x10] vpaddq ymm8,ymm8,ymm12 vpbroadcastq ymm4, qword [mids+0x18] vpxor ymm4,ymm4,ymm8 vpaddq ymm2,ymm4,ymm4 ;ymm2 is temp vpsrlq ymm4,ymm4,63 vpor ymm4,ymm4,ymm2 vpbroadcastq ymm5, qword [mids+0x20] vpaddq ymm0,ymm0,ymm5 vpbroadcastq ymm1, qword [mids+0x30] vpxor ymm12,ymm12,ymm1 vpshufd ymm12,ymm12,0xB1 vpbroadcastq ymm13, qword [mids+0x38] vpaddq ymm8,ymm8,ymm13 vpbroadcastq ymm3, qword [mids+0x60] vpaddq ymm3,ymm3,ymm4 vpbroadcastq ymm15, qword [mids+0x48] vpxor ymm15,ymm15,ymm0 vpshufd ymm15,ymm15,0xB1 vpbroadcastq ymm11, qword [mids+0x58] vpaddq ymm11,ymm11,ymm12 vpbroadcastq ymm7, qword [mids+0x68] vpxor ymm7,ymm7,ymm8 vpbroadcastq ymm14, qword [mids+0x40] vpxor ymm14,ymm14,ymm3 vpshufd ymm14,ymm14,0xB1 vpbroadcastq ymm10, qword [mids+0x50] vpaddq ymm10,ymm10,ymm15 vpbroadcastq ymm6, qword [mids+0x28] vpxor ymm6,ymm6,ymm11 vpbroadcastq ymm9, qword [mids+0x70] vpaddq ymm9,ymm9,ymm14 vpxor ymm5,ymm5,ymm10 vpxor ymm4,ymm4,ymm9 vbroadcasti128 ymm2, xword [xshufb_ror24] ;ymm2 is temp vpshufb ymm5,ymm5,ymm2 vpshufb ymm6,ymm6,ymm2 vpshufb ymm7,ymm7,ymm2 vpshufb ymm4,ymm4,ymm2 vpbroadcastq ymm2, qword [mids+0x78] vpaddq ymm0,ymm0,ymm5 vpaddq ymm1,ymm1,ymm6 vpaddq ymm2,ymm2,ymm7 vpaddq ymm3,ymm3,ymm4 vpxor ymm15,ymm15,ymm0 vpxor ymm12,ymm12,ymm1 vpxor ymm13,ymm13,ymm2 vpxor ymm14,ymm14,ymm3 vmovdqa [rsp], ymm0 vbroadcasti128 ymm0, xword [xshufb_ror16] vpshufb ymm15,ymm15,ymm0 vpshufb ymm12,ymm12,ymm0 vpshufb ymm13,ymm13,ymm0 vpshufb ymm14,ymm14,ymm0 vpaddq ymm10,ymm10,ymm15 vpaddq ymm11,ymm11,ymm12 vpaddq ymm8,ymm8,ymm13 vpaddq ymm9,ymm9,ymm14 vpxor ymm5,ymm5,ymm10 vpxor ymm6,ymm6,ymm11 vpxor ymm7,ymm7,ymm8 vpxor ymm4,ymm4,ymm9 vpaddq ymm0,ymm5,ymm5 vpsrlq ymm5,ymm5,63 vpor ymm5,ymm5,ymm0 vpaddq ymm0,ymm6,ymm6 vpsrlq ymm6,ymm6,63 vpor ymm6,ymm6,ymm0 vpaddq ymm0,ymm7,ymm7 vpsrlq ymm7,ymm7,63 vpor ymm7,ymm7,ymm0 vpaddq ymm0,ymm4,ymm4 vpsrlq ymm4,ymm4,63 vpor ymm4,ymm4,ymm0 vmovdqa ymm0, [rsp] Blake2bRounds2 2,src vpxor ymm0, ymm0, ymm8 vpxor ymm1, ymm1, ymm9 vpxor ymm2, ymm2, ymm10 vpxor ymm3, ymm3, ymm11 vpxor ymm4, ymm4, ymm12 vpxor ymm5, ymm5, ymm13 vpxor ymm6, ymm6, ymm14 ;vpxor ymm7, ymm7, ymm15 vpbroadcastq ymm8, qword [mids+0x80] vpbroadcastq ymm9, qword [mids+0x88] vpbroadcastq ymm10, qword [mids+0x90] vpbroadcastq ymm11, qword [mids+0x98] vpbroadcastq ymm12, qword [mids+0xa0] vpbroadcastq ymm13, qword [mids+0xa8] vpbroadcastq ymm14, qword [mids+0xb0] ;vpbroadcastq ymm15, qword [mids+0xb8] vpxor ymm0, ymm0, ymm8 vpxor ymm1, ymm1, ymm9 vpxor ymm2, ymm2, ymm10 vpxor ymm3, ymm3, ymm11 vpxor ymm4, ymm4, ymm12 vpxor ymm5, ymm5, ymm13 vpxor ymm6, ymm6, ymm14 ;vpxor ymm7, ymm7, ymm15 }
21.703704
55
0.773825
79ef6b2d81e6aab20179f7f47198b2c0e75e89fb
685
asm
Assembly
asm/6502/test/keyb.asm
fcatrin/clc88
2af19c3c72ffbbb67eedc347080579acac2c5594
[ "MIT" ]
6
2019-04-23T03:32:29.000Z
2021-05-03T22:24:05.000Z
asm/6502/test/keyb.asm
fcatrin/clc88
2af19c3c72ffbbb67eedc347080579acac2c5594
[ "MIT" ]
1
2019-06-16T16:21:54.000Z
2019-06-16T16:21:54.000Z
asm/6502/test/keyb.asm
fcatrin/clc88
2af19c3c72ffbbb67eedc347080579acac2c5594
[ "MIT" ]
3
2019-04-23T03:32:35.000Z
2021-04-20T22:53:11.000Z
icl '../os/symbols.asm' org BOOTADDR lda #1 sta ROS7 lda #0 ldx #OS_SET_VIDEO_MODE jsr OS_CALL next_frame: lda FRAMECOUNT wait: cmp FRAMECOUNT beq wait jsr keybscan jmp next_frame keybscan: adw DISPLAY_START #(18 + 4*40) DST_ADDR lda #0 sta KSTAT next_reg: mwa DST_ADDR VADDRW ldy KSTAT lda KEY_STATUS, y ldx #0 next_bit: rol sta STATUS lda #'0' bcc key_off lda #'1' key_off: sta VDATA inx cpx #8 beq next_row lda STATUS jmp next_bit next_row: inc KSTAT lda KSTAT cmp #16 bne next_line rts next_line: adw DST_ADDR #40 jmp next_reg KSTAT .byte 0 SCREENPOS .byte 0 STATUS .byte 0 icl '../os/stdlib.asm'
11.416667
42
0.670073
59c9cd889e59b94987257e35fc38f8d93d850c30
412
asm
Assembly
oeis/066/A066803.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/066/A066803.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/066/A066803.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A066803: a(n) = gcd(2^n + 1, 3^n + 1). ; Submitted by Christian Krause ; 1,5,1,1,1,5,1,1,19,25,1,1,1,145,1,1,1,5,1,1,43,5,1,97,1,265,19,1,1,25,1,1,67,5,1,1,1,5,1,1,1,145,1,1,19,5,1,1,1,12625,307,1,1,5,1,1,1,5,1,241,1,5,817,1,1,5,1,1,139,725,1,55969,1,745,1,1,1,265,1,1,3097,5,499,1,1,865,1,1,1,25,1,1,1,5,1,1,1,28565,1273,1 add $0,1 mov $1,3 pow $1,$0 mov $2,2 pow $2,$0 mov $0,$1 add $0,1 add $2,1 gcd $0,$2
29.428571
252
0.582524
4da38a0678e781ec64b0851160efd1d709509c40
1,565
asm
Assembly
Linguagem Assembly/0.0.1/linux/x86/remid0.asm
gilmartaj/Remid
ba045ed16f3bbc85781cc4d433c90cce9b63e8de
[ "Unlicense" ]
null
null
null
Linguagem Assembly/0.0.1/linux/x86/remid0.asm
gilmartaj/Remid
ba045ed16f3bbc85781cc4d433c90cce9b63e8de
[ "Unlicense" ]
null
null
null
Linguagem Assembly/0.0.1/linux/x86/remid0.asm
gilmartaj/Remid
ba045ed16f3bbc85781cc4d433c90cce9b63e8de
[ "Unlicense" ]
null
null
null
; Define printf as an external function EXTERN SDL_Init EXTERN Mix_OpenAudio EXTERN Mix_LoadMUS EXTERN Mix_PlayMusic EXTERN Mix_PlayingMusic SDL_INIT_AUDIO equ 0x00000010 AUDIO_S16LSB equ 0x8010 SECTION .DATA mensagemLeitura: db "Informe o caminho do áudio: ", 0 comprimentoLeitura: equ $-mensagemLeitura mensagemSaida: db "O áudio terminou de tocar.\n", 0 comprimentoSaida: equ $-mensagemSaida SECTION .bss caminhoAudio: resb 256 SECTION .TEXT global main main: push dword SDL_INIT_AUDIO call SDL_Init add esp, 4 push dword 1024 push dword 2 push dword AUDIO_S16LSB push dword 44100 call Mix_OpenAudio add esp, 16 mov eax, 0x04 mov ebx, 1 mov ecx, mensagemLeitura mov edx, comprimentoLeitura int 0x80 mov edx, 255 mov ecx, caminhoAudio mov ebx, 0 mov eax, 3 int 0x80 mov ecx, 256 mov edi, caminhoAudio mov eax, 13 repne scasb mov byte [edi-1], 0 or ecx, ecx jnz tocar mov ecx, 256 mov edi, caminhoAudio mov eax, 10 repne scasb mov byte [edi-1], 0 tocar: push dword caminhoAudio call Mix_LoadMUS add esp, 4 push dword 1 push eax call Mix_PlayMusic add esp, 8 continuar: call Mix_PlayingMusic and eax, 1 jnz continuar mov eax, 0x04 mov ebx, 1 mov ecx, mensagemSaida mov edx, comprimentoSaida int 0x80 mov eax,0 ; Exit code 0 ret ; Return
18.855422
57
0.626837
af84fcaf1ddbb447a2af2aa5e3b38fdcb1333ede
69,473
asm
Assembly
Library/User/Gen/genDynamicList.asm
steakknife/pcgeos
95edd7fad36df400aba9bab1d56e154fc126044a
[ "Apache-2.0" ]
504
2018-11-18T03:35:53.000Z
2022-03-29T01:02:51.000Z
Library/User/Gen/genDynamicList.asm
steakknife/pcgeos
95edd7fad36df400aba9bab1d56e154fc126044a
[ "Apache-2.0" ]
96
2018-11-19T21:06:50.000Z
2022-03-06T10:26:48.000Z
Library/User/Gen/genDynamicList.asm
steakknife/pcgeos
95edd7fad36df400aba9bab1d56e154fc126044a
[ "Apache-2.0" ]
73
2018-11-19T20:46:53.000Z
2022-03-29T00:59:26.000Z
COMMENT @---------------------------------------------------------------------- Copyright (c) GeoWorks 1991 -- All Rights Reserved PROJECT: PC GEOS MODULE: UserInterface/Gen FILE: GenDynamicList.asm ROUTINES: Name Description ---- ----------- GLB GenDynamicListClass Dynamic list object REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 1/92 Initial version DESCRIPTION: This file contains routines to implement the dynamic list class. $Id: genDynamicList.asm,v 1.1 97/04/07 11:45:35 newdeal Exp $ ------------------------------------------------------------------------------@ ; see documentation in /staff/pcgeos/Library/User/Doc/GenDynamicList.doc UserClassStructures segment resource ; Declare the class record GenDynamicListClass UserClassStructures ends ;--------------------------------------------------- Build segment resource COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListBuild -- MSG_META_RESOLVE_VARIANT_SUPERCLASS for GenDynamicListClass DESCRIPTION: Return the correct specific class for an object PASS: *ds:si - instance data (for object in a GenXXXX class) es - segment of GenClass ax - MSG_META_RESOLVE_VARIANT_SUPERCLASS cx - master offset of variant class to build RETURN: cx:dx - class for specific UI part of object (cx = 0 for no build) ALLOWED TO DESTROY: ax, bp bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Doug 5/89 Initial version ------------------------------------------------------------------------------@ GenDynamicListBuild method GenDynamicListClass, MSG_META_RESOLVE_VARIANT_SUPERCLASS mov ax, SPIR_BUILD_DYNAMIC_LIST GOTO GenQueryUICallSpecificUI GenDynamicListBuild endm COMMENT @---------------------------------------------------------------------- GenDynamicListRelocOrUnReloc DESCRIPTION: relocate or unrelocate dynamic list SPECIAL NOTE: This routine is run by the application's process thread. PASS: *ds:si - instance data ax - MSG_META_RELOCATE/MSG_META_UNRELOCATE cx - handle of block containing relocation dx - VMRelocType: VMRT_UNRELOCATE_BEFORE_WRITE VMRT_RELOCATE_AFTER_READ VMRT_RELOCATE_AFTER_WRITE bp - data to pass to ObjRelocOrUnRelocSuper RETURN: carry - set if error bp - unchanged RETURN: carry clear to indicate successful relocation! ALLOWED TO DESTROY: ax, cx, dx bx, si, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Doug 7/89 Initial version ------------------------------------------------------------------------------@ GenDynamicListRelocOrUnReloc method GenDynamicListClass, reloc ; We only need to handle unrelocation, where ; this object is about to go out to a state ; file. cmp ax, MSG_META_UNRELOCATE je unrelocateDynamicList ;relocateDynamicList: EC < tst [di].GI_comp.CP_firstChild.handle > EC < ERROR_NZ UI_DYNAMIC_LIST_MAY_NOT_HAVE_STATIC_CHILDREN > jmp done unrelocateDynamicList: ; Clear out our generic child link. All ; generic children created by the specific UI ; should be created as IGNORE_DIRTY, so that ; they will be tossed before going into the ; state file. We do NOT want to leave ; a link in this object pointing ; off in to space, now, do we? No. clr ax mov [di].GI_comp.CP_firstChild.handle, ax mov [di].GI_comp.CP_firstChild.chunk, ax done: clc mov di, offset GenDynamicListClass call ObjRelocOrUnRelocSuper ret GenDynamicListRelocOrUnReloc endm Build ends DynaCommon segment resource DC_DerefGenDI proc near mov di, ds:[si] add di, ds:[di].Gen_offset ret DC_DerefGenDI endp DC_ObjCallInstanceNoLock proc near call ObjCallInstanceNoLock ret DC_ObjCallInstanceNoLock endp COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListGetItemClass -- MSG_GEN_DYNAMIC_LIST_GET_ITEM_CLASS for GenDynamicListClass DESCRIPTION: Returns item class. PASS: *ds:si - instance data es - segment of MetaClass ax - MSG_GEN_DYNAMIC_LIST_GET_ITEM_CLASS RETURN: cx:dx - class to use for item ax, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- chris 4/13/92 Initial Version ------------------------------------------------------------------------------@ GenDynamicListGetItemClass method dynamic GenDynamicListClass, MSG_GEN_DYNAMIC_LIST_GET_ITEM_CLASS mov cx, segment GenItemClass mov dx, offset GenItemClass ret GenDynamicListGetItemClass endm COMMENT @---------------------------------------------------------------------- ROUTINE: ItemsChangedCallback SYNOPSIS: Validates items that need changing. CALLED BY: ObjCompProcessChildren(via GenDynamicListNumVisibleItemsChanged) (via GenDynamicListSetNumItems) PASS: *ds:si - item *es:di - parentu cx - generic position of item dx - position of first item needing changing bp - identifier of item RETURN: carry clear to do all children DESTROYED: ax, di PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/16/92 Initial version ------------------------------------------------------------------------------@ ItemsChangedCallback proc far class GenDynamicListClass .warn -unref_local numVisItems local word scrollOffset local word leaveAlone local word moveIdentifierFlag local word mov bx, bp .enter mov moveIdentifierFlag, si ;need to set this non-zero ; so identifiers will be set ; ; Validate all items past the first item needing changing. ; cmp cx, dx ;needs changing? jb skipItem ;no, skip item push dx mov dx, bx call ValidateItem ;else validate the item pop dx skipItem: inc cx ;bump position clc ;continue .leave inc bp ;bump identifier .warn @unref_local ret ItemsChangedCallback endp COMMENT @---------------------------------------------------------------------- ROUTINE: RemoveItemsCallback SYNOPSIS: Removes the appropriate number of items. CALLED BY: GenDynamicListNumVisibleItemsChanged PASS: *ds:si -- item cx -- position dx -- first item to remove RETURN: nothing DESTROYED: ax, bp, di PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/16/92 Initial version ------------------------------------------------------------------------------@ RemoveItemsCallback proc far class GenClass cmp cx, dx jb skipItem ;nothing to remove, continue push cx, dx clr bp ;shouldn't dirty mov ax, MSG_GEN_DESTROY mov dl, VUM_DELAYED_VIA_UI_QUEUE ; was VUM_NOW , but causes ; problems when initializes ; are done during UPDATE_UI,i.e. ; a VIS_OPEN. -cbh 3/ 9/93 call DC_ObjCallInstanceNoLock ;else remove ourselves ; mov dl, VUM_NOW ; mov bx, ds:[LMBH_handle] ; mov di, mask MF_FORCE_QUEUE or mask MF_INSERT_AT_FRONT ; call ObjMessage pop cx, dx skipItem: inc cx ;bump position clc ;continue ret RemoveItemsCallback endp COMMENT @---------------------------------------------------------------------- ROUTINE: ValidateItem SYNOPSIS: Validates an item, requesting its moniker, etc. CALLED BY: ItemsChangedCallback ForwardSetMkrs BackwardSetMkrs PASS: *ds:si -- item *es:di -- dynamic list dx -- item identifier RETURN: nothing DESTROYED: di PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/16/92 Initial version ------------------------------------------------------------------------------@ ValidateItem proc near uses ax, cx, dx, bp, si numVisItems local word scrollOffset local word leaveAlone local word moveIdentifierFlag local word class GenDynamicListClass .enter inherit ; ; Set the identifier for the item. ; tst moveIdentifierFlag ;not moving identifiers, branch jz 5$ push dx mov cx, dx mov ax, MSG_GEN_ITEM_SET_IDENTIFIER call DC_ObjCallInstanceNoLock pop dx 5$: ; ; First, see if this item should even be displayed (we may be at the ; end of the list, and we may not have enough items to fill the screen) ; call ItemEnsuredUsable jnc exit ;not usable, exit ; ; Nuke the existing moniker, set not interactable, and redraw. ; push di ;save list call NukeExistingMoniker clr cx mov ax, MSG_GEN_ITEM_SET_INTERACTABLE_STATE call GenCallSpecIfGrown ; ; Now assume the item will be enabled, and set it as such. The specific ; may (read: will) expect to get a MSG_SPEC_NOTIFY_NOT_ENABLED for the ; new item if it turns out to be disabled when the moniker comes in from ; the app, so it can deal with keyboard navigation correctly. ; -cbh 6/24/92 (Changed to VUM_DELAYED..., as updates aren't readily ; happening anymore. -cbh 5/19/93) ; mov dl, VUM_DELAYED_VIA_UI_QUEUE ;update done below... mov ax, MSG_GEN_SET_ENABLED ;assume enabled call ObjCallInstanceNoLock ;else set enabled ; ; Query for the item's moniker. ; call DC_DerefGenDI .warn -private mov bp, ds:[di].GII_identifier ;pass identifier (not necessary ; the same as that passed in!) .warn @private pop si ;restore list mov di, 700 call ThreadBorrowStackSpace push di mov cx, ds:[LMBH_handle] ;ourselves in ^lcx:dx mov dx, si mov bx, ds:[LMBH_handle] mov di, mask MF_FORCE_QUEUE ;don't do this immediately! ; my attempts to optimally ; draw when all items become ; interactable will fail.5/20/93 mov ax, MSG_GEN_DYNAMIC_LIST_QUERY_ITEM_MONIKER call ObjMessage pop di call ThreadReturnStackSpace exit: .leave ret ValidateItem endp COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListQueryItemMoniker -- MSG_GEN_DYNAMIC_LIST_QUERY_ITEM_MONIKER for GenDynamicListClass DESCRIPTION: A dynamic list sends this to itself to query for an item's moniker. PASS: *ds:si - instance data es - segment of MetaClass ax - MSG_GEN_DYNAMIC_LIST_QUERY_ITEM_MONIKER ^lcx:dx - calling dynamic list bp - item to get moniker for RETURN: nothing ax, cx, dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- chris 4/ 1/92 Initial Version ------------------------------------------------------------------------------@ GenDynamicListQueryItemMoniker method dynamic GenDynamicListClass, MSG_GEN_DYNAMIC_LIST_QUERY_ITEM_MONIKER mov ax, ds:[di].GDLI_queryMsg ;get query message tst ax jz exit ;none specified, exit mov bx, offset GIGI_destination call GenGetDWord ; destination in ^lcx:dx push cx, dx ; push them for GenProcessAction mov cx, ds:[LMBH_handle] ; ^lcx:dx <- ourselves mov dx, si mov di, mask MF_FIXUP_DS call GenProcessAction ; send the message exit: ret GenDynamicListQueryItemMoniker endm COMMENT @---------------------------------------------------------------------- ROUTINE: ItemEnsuredUsable SYNOPSIS: Ensures that an item is usable. Sets the item usable or not usable as needed. An item is set not usable if its identifier is outside the number of items. CALLED BY: ValidateItem, StoreItemInfo PASS: *ds:si -- item *ds:di -- dynamic list dx -- item identifier RETURN: carry set if item should be usable DESTROYED: nothing PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/16/92 Initial version ------------------------------------------------------------------------------@ ItemEnsuredUsable proc near uses di, cx, ax class GenDynamicListClass .enter mov di, ds:[di] ;dynamic list instance add di, ds:[di].Gen_offset cmp dx, ds:[di].GDLI_numItems ;see if within number of items jae setNotUsable ;no, branch to set not usable mov ch, TRUE stc ;set usable jmp short finish setNotUsable: clr ch ;don't set usable clc ;return not usable finish: pushf mov cl, mask GS_USABLE call SetGenState popf .leave ret ItemEnsuredUsable endp COMMENT @---------------------------------------------------------------------- ROUTINE: SetGenState SYNOPSIS: Sets or clears a GenStates flag. CALLED BY: ValidateItem, ObjectEnsuredUsable, StoreItemInfo PASS: *ds:si -- item cl -- GS_ENABLED or GS_USABLE ch -- non-zero to set, zero to clear RETURN: nothing DESTROYED: ax, cx, di PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/16/92 Initial version ------------------------------------------------------------------------------@ SetGenState proc near class GenClass call DC_DerefGenDI tst ch jz clearing ;clearing, branch ;setting: mov ax, MSG_GEN_SET_ENABLED test cl, mask GS_ENABLED jnz 10$ mov ax, MSG_GEN_SET_USABLE 10$: test ds:[di].GI_states, cl jnz exit jmp short update clearing: mov ax, MSG_GEN_SET_NOT_ENABLED test cl, mask GS_ENABLED jnz 15$ mov ax, MSG_GEN_SET_NOT_USABLE 15$: test ds:[di].GI_states, cl jz exit update: push dx, bp mov dl, VUM_DELAYED_VIA_UI_QUEUE ;VUM_MANUAL doesn't seem to work ;VUM_NOW works, but causes ; problems when initializes ; are done during UPDATE_UI,i.e. ; a VIS_OPEN. -cbh 2/12/93 call DC_ObjCallInstanceNoLock ; mov dl, VUM_NOW ; mov bx, ds:[LMBH_handle] ; mov di, mask MF_FORCE_QUEUE or mask MF_INSERT_AT_FRONT ; call ObjMessage pop dx, bp exit: ret SetGenState endp COMMENT @---------------------------------------------------------------------- ROUTINE: NukeExistingMoniker SYNOPSIS: Nukes any moniker that's already there. CALLED BY: ValidateItem PASS: *ds:si -- item RETURN: nothing DESTROYED: di PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/16/92 Initial version ------------------------------------------------------------------------------@ NukeExistingMoniker proc near uses ax class GenClass .enter call DC_DerefGenDI clr ax xchg ax, ds:[di].GI_visMoniker tst ax jz 10$ call LMemFree ;nuke the moniker 10$: .leave ret NukeExistingMoniker endp COMMENT @---------------------------------------------------------------------- ROUTINE: DoAllChildren SYNOPSIS: Processes all the dynamic list's generic children. CALLED BY: utility PASS: *ds:si -- parent di -- offset of routine to call cx, dx, bp -- anything passed RETURN: cx, dx, bp -- anything returned DESTROYED: ax, bx, di PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/16/92 Initial version ------------------------------------------------------------------------------@ DoAllChildren proc far class GenClass ; mov bx, ds:[si] ; add bx, ds:[bx].Gen_offset ; tst ds:[bx].GI_comp.CP_firstChild.handle ; jz exit ;no children, exit ; clr bx ;initial child (first push bx ; child of push bx ; composite) mov bx,offset GI_link ;pass offset to LinkPart push bx NOFXIP < push cs ;push call-back routine > FXIP < mov bx, SEGMENT_CS > FXIP < push bx > mov bx, di push bx ;pass callback routine (off) mov bx,offset Gen_offset ;pass offset to master part mov di,offset GI_comp ;pass offset to composite call ObjCompProcessChildren ;exit: ret DoAllChildren endp COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListReplaceItemMoniker -- MSG_GEN_DYNAMIC_LIST_REPLACE_ITEM_MONIKER DESCRIPTION: Copys the moniker for the item passed. This is basically a preprocessor for MSG_GEN_REPLACE_VIS_MONIKER. It will first check to see if the dynamic list item the moniker is intended for is still on the screen. If not, then it will exit. If so, then it will first set any state flags for the item if it has any exclusives. Then it will pass the moniker through to MSG_GEN_REPLACE_VIS_MONIKER. It will always try to replace the moniker, since one will be created if there wasn't originally a moniker assigned to it. PASS: *ds:si - instance data es - segment of GenDynamicListClass ax - MSG_GEN_DYNAMIC_LIST_REPLACE_ITEM_MONIKER dx - # of bytes on stack ss:bp - ReplaceItemMonikerFrame (For XIP'ed geodes, the fptrs in the ReplaceItemMonikerFrame *cannot* be pointing into the movable XIP code seg.) RETURN: nothing DESTROYED: REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Clayton 12/89 Initial version ------------------------------------------------------------------------------@ GenDynamicListReplaceItemMoniker method dynamic GenDynamicListClass, MSG_GEN_DYNAMIC_LIST_REPLACE_ITEM_MONIKER uses ax,dx,si .enter if FULL_EXECUTE_IN_PLACE ; ; Make sure the fptr passed in is valid ; EC < cmp ss:[bp].RIMF_sourceType, VMST_FPTR > EC < jne xipSafe > EC < cmp ss:[bp].RIMF_dataType, VMDT_NULL > EC < je xipSafe > EC < pushdw bxsi > EC < movdw bxsi, ss:[bp].RIMF_source > EC < call ECAssertValidFarPointerXIP > EC < popdw bxsi > EC < xipSafe: > endif ; ; First, get the item being referenced in ^lbx:si. If the object ; isn't found, it probably got moved offscreen -- just exit. ; call GetItemOptr jnc done ;not found, done ; ; Enable the item if needed. ; push si, ax movdw bxsi, cxdx ;now in ^lbx:si mov ax, MSG_GEN_SET_ENABLED ;assume enabled test ss:[bp].RIMF_itemFlags, mask RIMF_NOT_ENABLED jz 10$ ;should enable, branch mov ax, MSG_GEN_SET_NOT_ENABLED 10$: mov dl, VUM_DELAYED_VIA_UI_QUEUE ;update no longer done below. mov di, mask MF_CALL or mask MF_FIXUP_DS call ObjMessageBp ;else set enabled pop dx, ax ;*ds:dx <- item group ;ax <- identifier ; ; Alas, if we disabled the item, we must re-check our item's optr, ; since it might have caused the list to scroll around, changing things. ; test ss:[bp].RIMF_itemFlags, mask RIMF_NOT_ENABLED jz 20$ ;is enabled, branch mov si, dx ;*ds:si <- item group mov cx, ax ;cx <- identifier call GetItemOptr jnc done ;no longer visible, exit movdw bxsi, cxdx ;now in ^lbx:si 20$: ; ; Now copy the moniker to the object. ; ss:bp = ReplaceItemMonikerFrame (extension of ; ReplaceVisMonikerFrame) ; ; We will assume a VUM_DELAYED_VIA_UI_QUEUE on the assumption that we ; only want a single update to happen. The specific UI can (and will, ; for the scrolling version) subclass MSG_SPEC_UPDATE_VIS_MONIKER to ; change the update mode. ; mov ss:[bp].RVMF_updateMode, VUM_DELAYED_VIA_APP_QUEUE mov dx, size ReplaceVisMonikerFrame mov ax, MSG_GEN_REPLACE_VIS_MONIKER mov di, mask MF_STACK or mask MF_CALL or mask MF_FIXUP_DS call ObjMessageBp ; ; Mark the item interactable again. ; mov cx, si ;cx != 0 mov ax, MSG_GEN_ITEM_SET_INTERACTABLE_STATE mov di, mask MF_CALL or mask MF_FIXUP_DS call ObjMessageBp done: .leave GOTO GenCallSpecIfGrown GenDynamicListReplaceItemMoniker endm ObjMessageBp proc near push bp call ObjMessage pop bp ret ObjMessageBp endp COMMENT @---------------------------------------------------------------------- ROUTINE: GetItemOptr SYNOPSIS: Returns item optr CALLED BY: GenDynamicListReplaceItemMoniker PASS: *ds:si -- item group ss:bp -- ReplaceItemMonikerFrame RETURN: ^lcx:dx -- item ax -- identifier carry set if not found DESTROYED: cx, dx PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/25/92 Initial version ------------------------------------------------------------------------------@ GetItemOptr proc near ; ; First, get the item being referenced in ^lbx:si. If the object ; isn't found, it probably got moved offscreen -- just exit. ; mov cx, ss:[bp].RIMF_item ;get the item number push bp push cx mov ax, MSG_GEN_ITEM_GROUP_GET_ITEM_OPTR call DC_ObjCallInstanceNoLock ;item in ^lcx:dx pop ax pop bp ret GetItemOptr endp COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListViewOriginChanged -- MSG_GEN_DYNAMIC_LIST_TOP_ITEM_CHANGED for GenDynamicListClass DESCRIPTION: View's origin changed. PASS: *ds:si - instance data ds:di - GenInstance es - segment of MetaClass ax - MSG_META_CONTENT_VIEW_ORIGIN_CHANGED cx - top item dx - previous top item bp - number of visible items RETURN: nothing ax, cx, dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- chris 3/ 5/92 Initial Version ------------------------------------------------------------------------------@ GenDynamicListViewOriginChanged method dynamic GenDynamicListClass, MSG_GEN_DYNAMIC_LIST_TOP_ITEM_CHANGED clr ax ;scroll all the way up ; mov di, -1 ;need to move identifiers ; (di already non-zero by ; definition of method handler) call GenDynamicListScroll ret GenDynamicListViewOriginChanged endm COMMENT @---------------------------------------------------------------------- ROUTINE: GenDynamicListScroll SYNOPSIS: Scrolls some items in a dynamic list. CALLED BY: GenDynamicListTopItemChanged GenDynamicListDeleteItem GenDynamicListAddItems PASS: *ds:si -- dynamic list ax - items at the top to leave alone when scrolling cx - top item dx - top item before scroll (cx - scroll offset) bp - number of visible items di - move identifier flag (if non-zero, will reset identifiers for each item as the scrolling requires) RETURN: nothing DESTROYED: PSEUDO CODE/STRATEGY: the idea is to move monikers from the source to the destination KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/18/92 Initial version ------------------------------------------------------------------------------@ ; ; ItemInfo, used for moving item monikers and enabled states around. ; ItemInfo struct II_visMoniker lptr VisMoniker ;Pointer to the item's moniker II_state GenStates ;Item's GS_ENABLED flag ItemInfo ends GenDynamicListScroll proc near numVisItems local word scrollOffset local word leaveAlone local word moveIdentifierFlag local word mov bx, bp .enter mov leaveAlone, ax ;items to leave alone mov moveIdentifierFlag, di ;move identifier flag mov ax, bx mov numVisItems, ax ;keep number of items here ; ; Move monikers around as necessary. ; mov bx, cx ;bx <- newTop - prevTop, sub bx, dx ; or the "offset" mov scrollOffset, bx ;store it jz exit ;no change, exit js scrollBackwards ;scrolling backwards, branch ; ; Scrolling forward. In the first pass, nuke the first "offset" ; items, and collect monikers from the rest into a stack frame which ; we create. ; sub ax, bx ;subtract offset fr numVisItems mov di, offset ForwardGetMkrs ;first pass routine mov dx, offset ForwardSetMkrs jmp short scroll scrollBackwards: ; ; Scrolling backward. In the first pass, nuke the last "offset" ; items, and collect monikers from the rest into a stack frame which ; we create. ; add ax, bx ;add offset to numVisItems mov di, offset BackwardGetMkrs ;first pass routine mov dx, offset BackwardSetMkrs ;second pass routine scroll: ; ; Scroll away. ; ax -- size of ItemInfo buffer needed, before subtracting the ; items to leave alone ; cx -- new item item ; di -- first pass routine ; dx -- second pass routine ; sub ax, leaveAlone ;don't need these mov bx, sp tst ax ;too much to scroll, branch js 10$ sub sp, ax ;create a buffer for item info sub sp, ax sub sp, ax 10$: CheckHack <(size ItemInfo) eq 3> ;+0 = buffer on stack mov ax, sp ;ss:ax points to buffer push bx ;+1 save old stack pointer mov bx, ds:[LMBH_handle] push bx ;+2 save mem handle push ax, cx, dx ;+5 save start of buffer, new ; top item, second pass rout clr cx ;cx <- position call DoAllChildren ; get the monikers pop ax, dx, di ;-5 ; ; In the second pass, we'll set new monikers for the first items, ; and request monikers for the last "offset" items. ; ax - start of buffer ; dx - new top item (identifier of first item) ; di - routine to call for second pass ; push ax ;+6 start of buffer clr cx ;position call DoAllChildren ;shift monikers, ask for new pop di ;-6 di <- start of buffer ; ; Free any leftover, unused monikers ; pop bx ;-2 obj block handle call MemDerefDS ; restore Obj block pop bx ;-1 restore old stack pointer freeUnused: cmp di, bx jae allGone mov ax, ss:[di].II_visMoniker tst ax jz nextMoniker call LMemFree nextMoniker: add di, size ItemInfo jmp freeUnused allGone: mov sp, bx ;-0 nuke buffer ;Commented back in. Sigh. 6/22/93 cbh mov cx, leaveAlone push bp mov ax, MSG_GEN_ITEM_GROUP_REDRAW_ITEMS call DC_ObjCallInstanceNoLock pop bp exit: .leave ret GenDynamicListScroll endp COMMENT @---------------------------------------------------------------------- ROUTINE: ForwardGetMkrs SYNOPSIS: Stores and nukes monikers as needed for forward scrolling. CALLED BY: FAR PASS: ss:ax -- ItemInfo: next place to store moniker handle cx -- generic position of item ss:bp -- local vars: numVisItems -- number of items visible offset -- (newTopItem - oldTopItem) RETURN: cx, incremented DESTROYED: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/17/92 Initial version ------------------------------------------------------------------------------@ ForwardGetMkrs proc far numVisItems local word scrollOffset local word leaveAlone local word moveIdentifierFlag local word .enter inherit cmp cx, leaveAlone jb exit ;ignoring these mov bx, scrollOffset add bx, leaveAlone cmp cx, bx jae getMoniker ; ; Items at the top are being scrolled off. We'll nuke their monikers. ; call NukeExistingMoniker jmp short exit getMoniker: ; ; For most items, we'll grab their moniker chunk to be moved elsewhere. ; We'll also grab the enabled state of the item. ; call GetItemInfo ;get item info exit: inc cx ;bump position clc .leave ret ForwardGetMkrs endp COMMENT @---------------------------------------------------------------------- ROUTINE: GetItemInfo SYNOPSIS: Gets item moniker and enabled state. Clears item's reference to the moniker, since it will be used somewhere else and we don't want it to be nuked. CALLED BY: ForwardGetMkrs, BackwardGetMkrs PASS: *ds:si -- item ss:ax -- ItemInfo: buffer element to store stuff in RETURN: ax -- updated to point at next element DESTROYED: di, bx PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/17/92 Initial version ------------------------------------------------------------------------------@ GetItemInfo proc near class GenClass mov di, ax segmov es, ss ;ItemInfo buffer in es:di mov bx, ds:[si] add bx, ds:[bx].Gen_offset clr ax xchg ax, ds:[bx].GI_visMoniker stosw ;store vis moniker in buffer mov al, ds:[bx].GI_states and al, mask GS_ENABLED ;keep enabled flag stosb ;store it mov ax, di ;update buffer pointer ret GetItemInfo endp COMMENT @---------------------------------------------------------------------- ROUTINE: ForwardSetMkrs SYNOPSIS: Stores and queries for monikers as needed for forward scrolling. CALLED BY: FAR PASS: ss:ax -- ItemInfo: next place to get moniker from cx -- generic position of item dx -- identifier of item ss:bp -- local vars: numVisItems -- number of items visible scrollOffset -- (newTopItem - oldTopItem) RETURN: cx, dx, ax -- updated as needed DESTROYED: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/17/92 Initial version ------------------------------------------------------------------------------@ ForwardSetMkrs proc far numVisItems local word scrollOffset local word leaveAlone local word moveIdentifierFlag local word .enter inherit cmp cx, leaveAlone jb exit ;ignoring these mov bx, numVisItems sub bx, scrollOffset cmp cx, bx ;pos < numVisItems-scrollOffset jge queryForMoniker ; ; ; For most of the items, we can just grab a moniker from our buffer. ; call StoreItemInfo ;store moniker, enabled flag jmp short exit queryForMoniker: ; ; For the items being scrolled on, we'll have to query for the ; monikers. ; call ValidateItem ;validate the thing exit: inc cx ;bump position inc dx ;bump identifier clc .leave ret ForwardSetMkrs endp COMMENT @---------------------------------------------------------------------- ROUTINE: BackwardGetMkrs SYNOPSIS: Stores and nukes monikers as needed for backward scrolling. CALLED BY: FAR PASS: ss:ax -- ItemInfo: next place to store moniker handle cx -- generic position of item ss:bp -- local vars: numVisItems -- number of items visible scrollOffset -- (newTopItem - oldTopItem) RETURN: cx, incremented DESTROYED: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/17/92 Initial version ------------------------------------------------------------------------------@ BackwardGetMkrs proc far numVisItems local word scrollOffset local word leaveAlone local word moveIdentifierFlag local word .enter inherit cmp cx, leaveAlone jb exit ;ignoring these mov bx, numVisItems add bx, scrollOffset cmp cx, bx ;pos >= numVisItems+scrollOffset jge nukeMoniker ; ; The first bunch of items are moving down. We'll grab their monikers. ; call GetItemInfo ;get item info jmp short exit nukeMoniker: ; ; There are items at the bottom that are moving offscreen. Nuke their ; monikers. ; call NukeExistingMoniker exit: inc cx ;bump position clc ;continue .leave ret BackwardGetMkrs endp COMMENT @---------------------------------------------------------------------- ROUTINE: BackwardSetMkrs SYNOPSIS: Stores and queries for monikers as needed for backward scrolling. CALLED BY: FAR PASS: ss:ax -- ItemInfo: next place to get moniker from cx -- generic position of item dx -- identifier of item ss:bp -- local vars: numVisItems -- number of items visible scrollOffset -- (newTopItem - oldTopItem) RETURN: cx, dx, ax -- updated as needed DESTROYED: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/17/92 Initial version ------------------------------------------------------------------------------@ BackwardSetMkrs proc far numVisItems local word scrollOffset local word leaveAlone local word moveIdentifierFlag local word .enter inherit mov bx, leaveAlone cmp cx, bx jb exit ;ignoring these sub bx, scrollOffset cmp cx, bx ;branch if pos >= - scrollOffset jae storeMoniker ; ; For the first few items, we'll be querying for a new moniker. ; call ValidateItem ;validate the thing jmp short exit storeMoniker: ; ; For the rest of the items, we'll store a moniker from our buffer. ; call StoreItemInfo ;store moniker, enabled flag exit: inc cx ;bump position inc dx ;bump identifier clc .leave ret BackwardSetMkrs endp COMMENT @---------------------------------------------------------------------- ROUTINE: StoreItemInfo SYNOPSIS: Stores item moniker and enabled state. CALLED BY: ForwardSetMkrs, BackwardSetMkrs PASS: *ds:si -- item ss:ax -- ItemInfo: buffer element to store from dx -- identifier RETURN: ax -- updated to point at next element DESTROYED: di, bx PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 3/17/92 Initial version ------------------------------------------------------------------------------@ StoreItemInfo proc near numVisItems local word scrollOffset local word leaveAlone local word moveIdentifierFlag local word .enter inherit class GenClass call ItemEnsuredUsable jnc justSetIdentifier ; ; Store the vis moniker. ; push di ;save item group handle mov di, ax ;ss:di <- ItemInfo mov bx, ss:[di].II_visMoniker ;get vis moniker clr ss:[di].II_visMoniker ; mark ItemInfo as used mov di, bx mov bx, ds:[si] add bx, ds:[bx].Gen_offset mov ds:[bx].GI_visMoniker, di ;store it tst di ;see if there was a moniker pop di ;*es:di <- item group ; ; If there was some kind of moniker (i.e. we weren't just copying from ; an item that is still awaiting a moniker from the application), we'll ; set it interactable.n ; jz noMonikerToStore ;there was no moniker, branch push cx, dx, bp, ax mov cx, si ;cx != 0 mov ax, MSG_GEN_ITEM_SET_INTERACTABLE_STATE call DC_ObjCallInstanceNoLock pop cx, dx, bp, ax jmp short setIdentifier noMonikerToStore: ; ; There's no moniker to store. If we're not moving identifiers, what ; we really need to do is query for this moniker, as the moniker ; queried for from the source of the scroll is not not valid for this ; new object. ; tst moveIdentifierFlag ;moving identifiers, branch jnz setIdentifier push cx, dx, bp call ValidateItem ;query for new moniker jmp short 5$ ;and branch to copy enabled setIdentifier: ; ; Set the identifier for the item. ; push cx, dx, bp tst moveIdentifierFlag ;not moving identifiers, branch jz 5$ mov cx, dx push ax mov ax, MSG_GEN_ITEM_SET_IDENTIFIER call DC_ObjCallInstanceNoLock pop ax ;ss:ax <- ItemInfo 5$: ; ; Set enabled state properly. We're going to set the instance data ; directly, and expect that MSG_GEN_ITEM_REDRAW will deal with keeping ; the specific enabled state correct. (Otherwise we run into problems ; with moving the focus when the item receives a MSG_SPEC_NOTIFY_SET_- ; NOT_ENABLED message). ; mov bx, ds:[si] add bx, ds:[bx].Gen_offset or ds:[bx].GI_states, mask GS_ENABLED mov di, ax ;ss:di <- ItemInfo tst ss:[di].II_state jnz 10$ and ds:[bx].GI_states, not mask GS_ENABLED 10$: ; ; Redraw the item to reflect its new moniker. ; ; mov ax, MSG_GEN_ITEM_REDRAW ; call GenCallSpecIfGrown pop cx, dx, bp ; mov ax, di ;update buffer pointer add ax, size ItemInfo ;bump it exit: .leave ret justSetIdentifier: ; ; even if we are not usable, we need to set the identifier (just like ; ValidateItem) ; ; (should just move the SET_IDENTIFIER to the beginning of the routine) ; tst moveIdentifierFlag ;not moving identifiers, branch jz exit push ax, cx, dx, bp mov cx, dx ; cx = identifier mov ax, MSG_GEN_ITEM_SET_IDENTIFIER call DC_ObjCallInstanceNoLock pop ax, cx, dx, bp jmp short exit StoreItemInfo endp COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListAddItems -- MSG_GEN_DYNAMIC_LIST_ADD_ITEMS for GenDynamicListClass DESCRIPTION: Adds an items to the dynamic list. PASS: *ds:si - instance data es - segment of MetaClass ax - MSG_GEN_DYNAMIC_LIST_ADD_ITEMS cx - item identifier to add after dx - number of items to add RETURN: nothing ax, cx, dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- chris 3/16/92 Initial Version ------------------------------------------------------------------------------@ GenDynamicListAddItems method dynamic GenDynamicListClass, MSG_GEN_DYNAMIC_LIST_ADD_ITEMS mov bx, dx GOTO FinishAddRemove GenDynamicListAddItems endm COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListRemoveItems -- MSG_GEN_DYNAMIC_LIST_REMOVE_ITEMS for GenDynamicListClass DESCRIPTION: Removes an item to the dynamic list. PASS: *ds:si - instance data es - segment of MetaClass ax - MSG_GEN_DYNAMIC_LIST_REMOVE_ITEMS cx - item identifier to remove dx - number of items to remove RETURN: nothing ax, cx, dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- chris 3/16/92 Initial Version ------------------------------------------------------------------------------@ GenDynamicListRemoveItems method dynamic GenDynamicListClass, MSG_GEN_DYNAMIC_LIST_REMOVE_ITEMS EC < cmp dx, ds:[di].GDLI_numItems > EC < ERROR_A UI_VALUE_REMOVING_MORE_ITEMS_THAN_EXIST > mov bx, dx neg bx FinishAddRemove label far ; ; On adds, we'll limit cx to the last item + 1. ; On removes, we'll limit cx to the last item - numItemsRemoving + 1. ; ; cx -- position to add/remove from ; dx -- numItems to add or remove ; bx -- numItems for an add, -numItems for a remove ; tst bx ;removing? js 2$ ;yes, branch clr dx ;numItemsAdded dont affect limit 2$: neg dx ;calculate limit add dx, ds:[di].GDLI_numItems cmp cx, dx ;see if past limit jbe 5$ ;everything fine, branch mov cx, dx ;else limit cx 5$: ; ; Change the number of items. ; add ds:[di].GDLI_numItems, bx ;adjust number of items call ObjMarkDirty call AdjustSelectionsAsNeeded ;update current selection call InitItemChanges ;ax <- top item ;bp <- num visible items ;bx <- numItemsAdding for add, ; -numItemsRemoving for remove ;cx <- place to add/remove ; Make adjustments based on the new list height. ; cmp cx, ax ;item to remove above top item? jb scrollThings ;yes, go handle mov dx, ax ;top item in dx add dx, bp ;get bottom item dec dx cmp cx, dx ;below bottom item? ja exit ;no, nothing to do, exit scrollThings: ; ; Scroll anything below the item being added/removed. ; ax -- top item ; cx -- item identifier we're adding/removing ; bx -- numItemsAdding for an add, -numItemsRemoving for a remove ; sub cx, ax ;get number of items to ignore jae 10$ clr cx ;above top item, redraw all 10$: xchg ax, cx ;ax <- items to ignore, ;cx <- top item push ax ;save items to ignore mov dx, cx ;top item also in dx ; ; Scrolling "down" for a remove, "up" for an add. We'll fudge a ; previous "top" to produce the correct scroll offset. ; add dx, bx ;create a previous top ; (scr offset = cx - dx) clr di ;don't move identifiers! call GenDynamicListScroll ;scroll items as needed ; ; Add this in, since things are not guaranteed to update, and ; GenDynamicListScroll does not do this anymore. 6/ 2/93 cbh ; (Changed to ignore items that aren't changing. What I was thinking ; when I did a "clr cx", I don't know. 6/21/93 cbh) ; pop cx ;don't redraw ignored items ; clr cx push bp mov ax, MSG_GEN_ITEM_GROUP_REDRAW_ITEMS call DC_ObjCallInstanceNoLock pop bp exit: ret GenDynamicListRemoveItems endm CallFirstGenChild proc near ;ax <- message, ds:di <- generic part class GenClass call DC_DerefGenDI mov bx, ds:[di].GI_comp.CP_firstChild.chunk tst bx jz exit push si mov si, bx mov bx, ds:[di].GI_comp.CP_firstChild.handle mov di, mask MF_CALL or mask MF_FIXUP_DS call ObjMessage pop si exit: ret CallFirstGenChild endp COMMENT @---------------------------------------------------------------------- ROUTINE: AdjustSelectionsAsNeeded SYNOPSIS: Updates selections after the items being added/removed. CALLED BY: GenDynamicListRemoveItems PASS: *ds:si -- dynamic list cx -- first item being added/removed bx -- shift amount RETURN: nothing DESTROYED: dx, bp, di PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 5/ 7/92 Initial version ------------------------------------------------------------------------------@ AdjustSelectionsAsNeeded proc near uses ax, bx, cx, es class GenDynamicListClass .enter call DC_DerefGenDI mov dx, ds:[di].GIGI_numSelections tst dx jz exit ;no selections, exit shl dx, 1 ;else double for words sub sp, dx mov bp, sp ;buffer in ss:bp push dx ;save buffer size pushdw dssi ;save our object push cx ;save start of changes push bp xchg dx, bp shr bp, 1 ;pass num selections mov cx, ss ;pass buffer in cx:dx, bp=size mov ax, MSG_GEN_ITEM_GROUP_GET_MULTIPLE_SELECTIONS call DC_ObjCallInstanceNoLock ;selections in cx:dx pop bp ;now in ss:bp mov cx, ax ;num selections in cx ; ; Get the number of items being removed. ; clr dx ;assume no items removed tst bx ;removing items? jns 5$ ;no, branch mov dx, bx neg dx ;dx <- number of items removed 5$: mov di, ss mov ds, di mov si, bp ;source in ds:si mov es, di mov di, bp ;dest in es:di pop bp ;first selection that changes push di ;save pointer to first selection checkItems: ; ; For each currently selected item: ; if (itemsRemoved) && (item in itemsBeingAddedOrRemoved) ; don't keep in new selection list ; else if item > itemsBeingAddedOrRemoved ; add bx to item and store in new selection list ; else ; store in new selection list ; ; ax -- temporary storage of current item ; bx -- amount of change ; dx -- number of items being removed, if any ; bp -- first item being added/removed ; cx -- last item being added/removed ; ds:si -- source ; es:di -- destination ; push cx ;save count mov cx, bp ;have cx <- last item removed add cx, dx lodsw ;get a selection ; ; If selected item being removed, we won't keep it as a selection. ; tst dx ;removing items? jz 10$ ;no, branch cmp ax, bp ;see if below items removed jb 10$ ;yes, branch cmp ax, cx ;<= last item removed? jb doneWithItem ;yes, we won't keep this one 10$: ; ; All selected items above the items being removed must adjust their ; positions. ; cmp ax, cx ;<= last item added/removed? jb storeItem ;nope, store as is add ax, bx ;else adjust the position storeItem: stosw ;store selection as needed doneWithItem: pop cx ;restore count loop checkItems ;do another item pop dx ;restore pointer to selections mov cx, ds ;cx:dx <- selections sub di, dx ;di <- size of selection buffer mov bp, di ;now in bp shr bp, 1 ;halve for item count popdw dssi ;restore our object call SetMultiSelection ;set selection, no update pop dx ;restore buffer size add sp, dx ;restore stack exit: .leave ret AdjustSelectionsAsNeeded endp COMMENT @---------------------------------------------------------------------- ROUTINE: InitItemChanges SYNOPSIS: Does a bunch of stuff for item adding/removal, new num items. Rescrolls the dynamic list to make sure sufficient items are onscreen, and returns top item and num visible items. CALLED BY: GenDynamicListRemoveItems GenDynamicListSetNumItems PASS: *ds:si -- dynamic list RETURN: ax -- top item bp -- num visible items DESTROYED: dx PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 4/ 1/92 Initial version ------------------------------------------------------------------------------@ InitItemChanges proc near class GenDynamicListClass push cx, bx call DC_DerefGenDI mov cx, ds:[di].GDLI_numItems mov ax, MSG_GEN_DYNAMIC_LIST_NUM_ITEMS_CHANGED call GenCallSpecIfGrown ;not much point if not grown. ; 5/17/93 cbh ; ; Get the identifier of the top item, and the number of entries (i.e. ; the numVisibleItems) ; mov ax, MSG_GEN_ITEM_GET_IDENTIFIER call CallFirstGenChild ;identifier in ax push ax mov ax, MSG_GEN_COUNT_CHILDREN call DC_ObjCallInstanceNoLock ;num children in dx mov bp, dx ;now in bp pop ax ;ax <- top item pop cx, bx ret InitItemChanges endp COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListSetNumItems -- MSG_GEN_DYNAMIC_LIST_INITIALIZE for GenDynamicListClass DESCRIPTION: Sets a new number of items. PASS: *ds:si - instance data es - segment of MetaClass ax - MSG_GEN_DYNAMIC_LIST_INITIALIZE cx - new number of items RETURN: nothing ax, cx, dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- chris 4/ 1/92 Initial Version ------------------------------------------------------------------------------@ GenDynamicListInitialize method dynamic GenDynamicListClass, MSG_GEN_DYNAMIC_LIST_INITIALIZE ; ; If we're not scrollable, we need to ensure that the new items will ; be visible. ; mov dx, ds:[di].GDLI_numItems ;get old number of items mov ax, HINT_ITEM_GROUP_SCROLLABLE call ObjVarFindData jc setNumItems push cx, dx clr bp ;no top item ; ; Tell GenDynamicListNumVisibleItemsChanged not to call ; ItemsChangedCallback for all of the items that it creates by ; putting TRUE in dx, since we are going to do that. IP 1/27/94 ; mov dx, TRUE mov ax, MSG_GEN_DYNAMIC_LIST_NUM_VISIBLE_ITEMS_CHANGED call DC_ObjCallInstanceNoLock pop cx, dx setNumItems: ; ; Use current number of items if passed GDLI_NO_CHANGE. ; ; cx -- new num items, dx -- old num items. ; cmp cx, GDLI_NO_CHANGE ;see if no change in num items jne 10$ ;nope, branch mov cx, dx ;else use GDLI_numItems 10$: mov bx, offset GDLI_numItems ;set instance data call GenSetWord call InitItemChanges ;ax <- top item ;bp <- num visible items mov bp, ax ;keep identifier here clr cx ;generic position of child mov dx, cx ;all the items need to change mov di, offset ItemsChangedCallback ;update routine call DoAllChildren ; ; Set none selected. We can modify the list without an update because ; we can count on REDRAW_ITEMS updating everything as needed. ; (I've removed the redraw, as it happens elsewhere now, so let's do it ; the old-fashioned way. Somehow this worked before, but now with ; the drawing being done later, it wreaks havoc with the selected ; item never getting updated (i.e. marked unselected) in the specific ; UI. -cbh 5/24/93) ; clr dx mov ax, MSG_GEN_ITEM_GROUP_SET_NONE_SELECTED call ObjCallInstanceNoLock ; mov dx, GIGS_NONE ;selection ; clr cx ;num selections ; mov bx, offset GIGI_selection ; call GenSetDWord ;set new selection ; ; Update all the items now. ; ; clr cx ;redraw all the items ; push bp ; mov ax, MSG_GEN_ITEM_GROUP_REDRAW_ITEMS ; call DC_ObjCallInstanceNoLock ; pop bp ; ret GenDynamicListInitialize endm COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListGetNumItems -- MSG_GEN_DYNAMIC_LIST_GET_NUM_ITEMS for GenDynamicListClass DESCRIPTION: Returns number of items. PASS: *ds:si - instance data es - segment of MetaClass ax - MSG_GEN_DYNAMIC_LIST_GET_NUM_ITEMS RETURN: cx - number of items ax, dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- chris 3/17/92 Initial Version ------------------------------------------------------------------------------@ GenDynamicListGetNumItems method dynamic GenDynamicListClass, MSG_GEN_DYNAMIC_LIST_GET_NUM_ITEMS mov cx, ds:[di].GDLI_numItems Destroy ax, dx, bp ret GenDynamicListGetNumItems endm DynaCommon ends ItemCommon segment resource COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListNumVisibleItemsChanged -- MSG_GEN_DYNAMIC_LIST_NUM_VISIBLE_ITEMS_CHANGED for GenDynamicListClass DESCRIPTION: Handles view size changing. We may need to create GenItems here to display more entries. PASS: *ds:si - instance data es - segment of MetaClass ax - MSG_META_CONTENT_VIEW_SIZE_CHANGED cx - num visible items dx - TRUE indicates do not initialze new items bp - current top item RETURN: ax, cx, dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: if dx is TRUE then any new items which are created, will not be initialized. This is an optimization for GenDynamicListInitialize since it will initalize the new items anyway KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- chris 3/14/92 Initial Version ------------------------------------------------------------------------------@ GenDynamicListNumVisibleItemsChanged method dynamic GenDynamicListClass, MSG_GEN_DYNAMIC_LIST_NUM_VISIBLE_ITEMS_CHANGED ; ; This is for the benefit of non-scrolling dynamic lists. ; mov bx, dx ;bx init children flag cmp cx, -1 jne 10$ mov cx, ds:[di].GDLI_numItems 10$: push cx, bp mov ax, MSG_GEN_COUNT_CHILDREN call IC_ObjCallInstanceNoLock ;previous num children in dx pop cx, bp mov_tr ax, bx ;ax gets init children flag mov bx, cx ;save new numVisible in bx sub cx, dx ;need to add items? je exit ;nothing to be done, exit jb removeItems ;fewer items, branch to remove push ax push dx, bp ;save prev num items, top item addLoop: ; ; We need to add some items to the dynamic list. ; cx -- number of items to add ; push cx ;save count push si mov ax, MSG_GEN_DYNAMIC_LIST_GET_ITEM_CLASS call IC_ObjCallInstanceNoLock ;returns item class in cx:dx mov es, cx mov di, dx mov bx, ds:[LMBH_handle] call GenInstantiateIgnoreDirty ;instantiate an item mov bx, offset Gen_offset ; call ObjInitializePart ;initialize generic part. mov dx, si mov cx, ds:[LMBH_handle] ;new item in ^lcx:dx pop si ;parent in *ds:si mov bp, CCO_LAST ;put last, don't mark dirty mov ax, MSG_GEN_ADD_CHILD call IC_ObjCallInstanceNoLock pop cx ;restore count loop addLoop ; ; Having added the items to the generic tree, we'll make sure the ; items get monikers and stuff. ; pop dx, bp ;restore prevNumItems, top item ; ; test to see if whomever called this routine is going to ; update the children. If that is true, than lets not do it ; pop ax EC< cmp ax, TRUE > EC< je doneChecking > EC< cmp ax, FALSE > EC< je doneChecking > EC< ERROR GEN_DYNAMIC_LIST_NUM_VISIBLE_ITEMS_CHANGED_BAD_ARGUMENT > EC< doneChecking: > cmp ax, TRUE je redraw clr cx ;generic position of child mov di, offset ItemsChangedCallback ;update routine call DoAllChildren jmp short redraw removeItems: ; ; We have more items than we need currently. We'll remove items, so ; that the dynamic list can always get the current number of visible ; items by counting the children. ; bx - newNumItems ; clr cx ;generic child position mov dx, bx ;place to start removing items mov di, offset RemoveItemsCallback ;remove items call DoAllChildren redraw: ; clr cx ;redraw all the items ; mov ax, MSG_GEN_ITEM_GROUP_REDRAW_ITEMS ; call IC_ObjCallInstanceNoLock exit: ret GenDynamicListNumVisibleItemsChanged endm COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListScanItems -- MSG_GEN_ITEM_GROUP_SCAN_ITEMS for GenDynamicListClass DESCRIPTION: Scans for items. PASS: *ds:si - instance data es - segment of MetaClass ax - MSG_GEN_ITEM_GROUP_SCAN_ITEMS cl - GenScanItemsFlags dx - initial item bp - absolute scan amount RETURN: carry set if any item found, with: ax - resultant item cl - GenScanItemsFlags, possibly updated (in particular, GSIF_FORWARD flag reflects the direction to navigate if the result item turns out to be disabled) dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- chris 3/19/92 Initial Version ------------------------------------------------------------------------------@ GenDynamicListScanItems method dynamic GenDynamicListClass, MSG_GEN_ITEM_GROUP_SCAN_ITEMS ; If we're just supposed to look through the existing items, then ; so be it. Do the superclass method. ; test cl, mask GSIF_EXISTING_ITEMS_ONLY jz doScan mov di, offset GenDynamicListClass GOTO ObjCallSuperNoLock doScan: ; ; First, do normal item group scan. In the simple cases, we will ; actually find what we want here. If so, exit. ; or cl, mask GSIF_DYNAMIC_LIST ;say we're a dynamic list mov di, offset GenDynamicListClass call ObjCallSuperNoLock ;do superclass stuff jc exit ;we found a result, exit ; ; Scan failed for currently usable items. Get some more info (the ; identifiers of the first and last usable children). ; push bp, dx ;save last, first enabled items push ax ;save destination position mov ax, -1 ;initialize first usable item mov bp, ax ;and last usable item mov di, offset GetFirstLastItems ;find child at this position call GenItemGroupProcessChildren pop bx ;restore dest position call IC_DerefGenDI mov di, ds:[di].GDLI_numItems dec di ;di <- identifier of last item ; ; We're now ready to return something outside the currently usable ; region. Keep the value returned within reasonable range, and use ; information returned from the original scan in certain situations. ; ; ax -- identifier of first usable item ; bx -- result of failed scan relative to top item ; cl -- GenScanItemsArgs ; bp -- identifier of last usable item ; di -- identifier of last item in dynamic list ; ; ; From-start -- just go to do out-of-range stuff. If you're looking ; for the beginning, the superclass returns -1, so if you`re scrolled ; into the list, it actually returns an onscreen value, which is ; totally wrong. This may be a problem with the algorithm, but for ; now I'll do this. -cbh 9/23/92 ; test cl, mask GSIF_FROM_START jnz outOfDynamicRange add bx, ax ;adjust position to be a dynamic ; list position. js outOfDynamicRange ;out of range, branch cmp bx, di jbe inDynamicRange outOfDynamicRange: ; ; Not in range, limit to first or last item in list based on whether ; we're going forward, whether we're wrapping, etc. The other thing ; we'll do here is toggle the GSIF_FORWARD flag if we're at the ends ; in a non-wrapping, non-from-start situation. The caller of this ; message will use the direction flag to decide which direction to go ; if the item we're returning turns out to be disabled, and if we're ; going to the end of the list and the item is disabled, we'll want to ; reverse our direction (and vice-versa for going to the beginning). ; mov dx, di ;dx <- numItems - 1 clr bx ;assume moving to start position test cl, mask GSIF_FORWARD ;going forward? jz 20$ ;no, branch xchg bx, dx ;else bx <- end position 20$: test cl, mask GSIF_FROM_START or mask GSIF_WRAP_AROUND jz inDynamicRange ;no, we're done xchg bx, dx ;else switch to opposite pos inDynamicRange: ; ; Within dynamic list's range, we'll see if the result end item was ; actually onscreen. If it was, we'll use the values returned from ; the superclass since the superclass had information about whether ; the desired item was disabled or not. We also may need to return ; a different direction based on various flags (see comment in Swap- ; DirectionsIfNotWrapping). ; pop dx ;restore first enabled item tst bx ;see if at beginning jnz checkEnd ;no, branch call SwapDirectionsIfNotWrapping ;may need this if item is dis'd add sp, 2 ;unload last enabled item tst ax ;are we currently at the top? jnz returnBx ;no, use this value mov bx, dx ;else use better value jmp short returnBx ;and we're done checkEnd: pop dx ;restore last enabled item cmp bx, di ;returning last item? jne returnBx ;no, done call SwapDirectionsIfNotWrapping ;may need this if item is dis'd cmp bp, di ;was last item onscreen? jne returnBx ;no, done mov bx, dx ;else use a better value returnBx: push bx, cx ;save final result, flags mov cx, bx mov ax, MSG_GEN_ITEM_GROUP_MAKE_ITEM_VISIBLE call GenCallSpecIfGrown ;make sure onscreen pop ax, cx ;ax <- final result, cl <- flags stc ;return carry set exit: Destroy dx, bp ret GenDynamicListScanItems endm SwapDirectionsIfNotWrapping proc near ; ; Called if we're going to return the beginning or end of the list, but ; don't actually know its enabled state yet. If it does turn out to ; be disabled, we'll have to navigate one direction or the other to ; find a new item. This routine ensures that the direction is reversed ; if we're not going to be wrapping or going from the start (i.e. if ; paging to the beginning of the list, and the item is disabled, we'll ; change direction to find the first non-disabled item in the list, ; rather than wrap.) ; ; Pass, return: cl -- GenItemsScanFlags ; test cl, mask GSIF_FROM_START or mask GSIF_WRAP_AROUND jnz 30$ xor cl, mask GSIF_FORWARD 30$: ret SwapDirectionsIfNotWrapping endp ItemCommon ends DynaCommon segment resource COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListReplaceItemMonikerOptr -- MSG_GEN_ITEM_LIST_REPLACE_ITEM_MONIKER_OPTR for GenClass DESCRIPTION: Replace item's current vis moniker with VisMoniker referenced by optr. PASS: *ds:si - instance data es - segment of GenClass ax - MSG_GEN_DYNAMIC_LIST_REPLACE_ITEM_MONIKER_OPTR ^lcx:dx - source VisMoniker bp - item RETURN: ax - chunk handle of vis moniker cx, dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- brianc 3/23/92 Initial version ------------------------------------------------------------------------------@ GenDynamicListReplaceItemMonikerOptr method dynamic GenDynamicListClass, MSG_GEN_DYNAMIC_LIST_REPLACE_ITEM_MONIKER_OPTR mov ax, bp ; al = VisUpdateMode sub sp, size ReplaceItemMonikerFrame mov bp, sp mov ss:[bp].RIMF_item, ax mov ss:[bp].RIMF_itemFlags, 0 mov ss:[bp].RIMF_source.handle, cx mov ss:[bp].RIMF_source.chunk, dx mov ss:[bp].RIMF_sourceType, VMST_OPTR mov ss:[bp].RIMF_dataType, VMDT_VIS_MONIKER mov dx, ReplaceItemMonikerFrame mov ax, MSG_GEN_DYNAMIC_LIST_REPLACE_ITEM_MONIKER call DC_ObjCallInstanceNoLock add sp, size ReplaceItemMonikerFrame ret GenDynamicListReplaceItemMonikerOptr endm COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListReplaceItemMonikerNullTermTextFPtr -- MSG_GEN_ITEM_LIST_REPLACE_ITEM_TEXT for GenDynamicListClass DESCRIPTION: Replace item's current vis moniker with null-terminated text. PASS: *ds:si - instance data es - segment of GenClass ax - MSG_GEN_DYNAMIC_LIST_REPLACE_ITEM_TEXT cx:dx - fptr to zero-terminated text (For XIP'ed geodes, cx:dx *cannot* be pointing into the XIP movable code segment.) bp - item RETURN: ax - chunk handle of vis moniker cx, dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- brianc 3/23/92 Initial version ------------------------------------------------------------------------------@ GenDynamicListReplaceItemText method dynamic GenDynamicListClass, MSG_GEN_DYNAMIC_LIST_REPLACE_ITEM_TEXT if FULL_EXECUTE_IN_PLACE ; ; Make sure the fptr (cx:dx) passed in is not pointing into the code ; segment of the routine/method which sent out this message ; EC < pushdw bxsi > EC < movdw bxsi, cxdx > EC < call ECAssertValidFarPointerXIP > EC < popdw bxsi > endif mov ax, bp ; bp = item sub sp, size ReplaceItemMonikerFrame mov bp, sp mov ss:[bp].RIMF_itemFlags, 0 mov ss:[bp].RIMF_item, ax mov ss:[bp].RIMF_source.handle, cx mov ss:[bp].RIMF_source.chunk, dx mov ss:[bp].RIMF_sourceType, VMST_FPTR mov ss:[bp].RIMF_dataType, VMDT_TEXT mov ss:[bp].RIMF_length, 0 mov dx, ReplaceItemMonikerFrame mov ax, MSG_GEN_DYNAMIC_LIST_REPLACE_ITEM_MONIKER call DC_ObjCallInstanceNoLock add sp, size ReplaceItemMonikerFrame ret GenDynamicListReplaceItemText endm COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListRemoveItemList -- MSG_GEN_DYNAMIC_LIST_REMOVE_ITEM_LIST for GenDynamicListClass DESCRIPTION: Removes a list of items. PASS: *ds:si - instance data es - segment of MetaClass ax - MSG_GEN_DYNAMIC_LIST_REMOVE_ITEM_LIST cx:dx - list of items (For XIP'ed geodes, cx:dx *cannot* be pointing into the movable XIP cdoe segment.) bp - number of items RETURN: nothing ax, cx, dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- chris 5/11/92 Initial Version ------------------------------------------------------------------------------@ GenDynamicListRemoveItemList method dynamic GenDynamicListClass, \ MSG_GEN_DYNAMIC_LIST_REMOVE_ITEM_LIST if FULL_EXECUTE_IN_PLACE ; ; Make sure the fptr passed in is not pointing into the code segment ; of the one who sent out this message ; EC < pushdw bxsi > EC < movdw bxsi, cxdx > EC < call ECAssertValidFarPointerXIP > EC < popdw bxsi > endif tst bp jz exit ;nothing to do, get out mov di, dx mov es, cx ;es:di <- list mov bx, bp ;bx <- count removeItem: ; ; Remove an item. es:di -- item, bx -- number of items left to do ; mov cx, {word} es:[di] push cx mov dx, 1 mov ax, MSG_GEN_DYNAMIC_LIST_REMOVE_ITEMS call DC_ObjCallInstanceNoLock pop cx add di, 2 ;next item dec bx jz exit ;no more items left, exit ; ; Having removed the item, update any subsequent items in the list ; whose identifiers would be affected by the removal of the last item. ; push bx, di ;save current position in list updateItem: cmp {word} es:[di], cx EC < ERROR_E GEN_DYNAMIC_LIST_SAME_ITEM_TWICE_IN_REMOVAL_LIST > jb 10$ ;not after deleted item, branch dec {word} es:[di] ;else update the identifier 10$: add di, 2 ;next item dec bx jnz updateItem ;not done, loop pop bx, di ;restore current list position jmp short removeItem ;go remove another one. exit: ret GenDynamicListRemoveItemList endm DynaCommon ends ItemExtended segment resource COMMENT @---------------------------------------------------------------------- METHOD: GenDynamicListUpdateExtendedSelection -- MSG_GEN_ITEM_GROUP_UPDATE_EXTENDED_SELECTION for GenDynamicListClass DESCRIPTION: Updates an extended selection appropriately. PASS: *ds:si - instance data es - segment of MetaClass ax - MSG_GEN_ITEM_GROUP_UPDATE_EXTENDED_SELECTION ss:bp - GenItemGroupUpdateExtSelParams RETURN: nothing ax, cx, dx, bp - destroyed ALLOWED TO DESTROY: bx, si, di, ds, es REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- chris 9/22/92 Initial Version ------------------------------------------------------------------------------@ GenDynamicListUpdateExtendedSelection method dynamic GenDynamicListClass, \ MSG_GEN_ITEM_GROUP_UPDATE_EXTENDED_SELECTION call SetupChangeItemArgs ;get item range to change jnc exit ;no change, get out. call GenDynamicListChangeItems exit: ret GenDynamicListUpdateExtendedSelection endm COMMENT @---------------------------------------------------------------------- ROUTINE: GenDynamicListChangeItems SYNOPSIS: Changes the items passed in the appropriate way. In normal selections, the changed items that are in the new selection are cleared, others are set. When xoring selections, all items are xor'ed. CALLED BY: ? PASS: *ds:si -- item group cx -- position of first item being changed dx -- position of last item being changed ax -- anchor item ss:bp -- GenItemGroupUpdateExtendedSelection RETURN: nothing DESTROYED: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- Chris 9/10/92 Initial version ------------------------------------------------------------------------------@ GenDynamicListChangeItems proc near class GenDynamicListClass ; ; We'll use bx as our current item, running through all the changed ; items. ; clr bx ;init running item itemLoop: push ax, bx, cx, dx, bp ; ; Figure out whether this item is changing from last time. (On ; an initial selection, nothing is changing from last time, or so ; we must treat it, as far as whether to clear an item no longer in ; the selection.) ; clr di ;assume not changing test ss:[bp].GIGUESP_flags, mask ESF_INITIAL_SELECTION jnz notChanged ;initial selection, no changes cmp bx, cx jb notChanged cmp bx, dx ja notChanged dec di ;changing notChanged: mov dx, di ;pass changed flag in dx mov cx, bx call ChangeItem ;change an item pop ax, bx, cx, dx, bp inc bx call IE_DerefGenDI cmp bx, ds:[di].GDLI_numItems ;are we done? jb itemLoop ;nope, move along ret GenDynamicListChangeItems endp ItemExtended ends
24.767558
92
0.638046
1677fb74bcc862f0eee1fb36c01205b3b4adb7d7
391
asm
Assembly
oeis/040/A040481.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/040/A040481.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/040/A040481.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A040481: Continued fraction for sqrt(504). ; Submitted by Jon Maiga ; 22,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2,44,2,4,2 gcd $0,262156 mul $0,42 mod $0,13 mov $1,$0 add $0,4 add $1,3 div $1,5 add $0,$1 mul $1,16 add $0,$1 div $0,2 mul $0,2 sub $0,22
21.722222
190
0.59335
478a32591183815e809a75b0992eb430103167eb
1,811
asm
Assembly
programs/oeis/167/A167478.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/167/A167478.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/167/A167478.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A167478: Expansion of (1-2x+6x^2-x^3)/(1-3x+x^2)^2. ; 1,4,19,75,264,869,2741,8396,25175,74271,216336,623689,1782889,5060500,14277019,40070259,111954456,311555501,863978525,2388417116,6584117471,18104432199,49667825184,135974484625,371543306449,1013443026724,2759860871971,7504577291931,20378109013800,55264026076661,149692560187781,405015151074284,1094678791826279,2955797424190575,7973716181312304,21491583021660889,57878725888847161,155751441758496436,418818447722312875,1125425599301838531,3022180595527721016,8110561225421483069,21753115949812685549,58310180193104287100,156217992467687358959,418304107155431625879,1119534690996841843776,2994860741884323044641,8007889500805580382625,21402772882931548241476,57179482549037001664051,152698869844924138579179,407627658826921522236744,1087752507078654070792325,2901624531896295509960789,7737536696629183275890444,20626237712560851948291191,54966517296743214643924671,146434084590168720577726800,389992706855572890797046121,1038354176709479854342538761,2763843275089846436110161364,7354685863278068843097591739,19565971507081408496631961875,52038990020259292468036691544,138372525448238827967743957709,367847405645791132794754318781,977654622558594035434930565276,2597802435917035427205712939775,6901325675784186142250823375591,18330207589323500234056926988896,48675823095258572367381851875249,129232806707781013055964141687409,343042706058998597556675218054500,910420093550628375694679934028099,2415771811806213187013055203818299,6409033271426577561720939115240296,17000187553935891969793431835554581,45085970115209649386213912034565925,119552185414716336832868301503918636,316959533273180652005896428541373831,840198793214526211221317295076978959 mov $2,$0 mov $3,$0 lpb $0 add $3,$2 add $2,$3 add $3,$0 sub $0,1 mov $1,$2 lpe add $1,1 mov $0,$1
120.733333
1,646
0.909442
b10c5f488c798c4bbc3a3396d346d17eee63dd3c
934
asm
Assembly
src/asm/interrupta.asm
miko007/OS-42
3c78afe0fe1cd7d18b504a5455c17ed19355790b
[ "MIT" ]
null
null
null
src/asm/interrupta.asm
miko007/OS-42
3c78afe0fe1cd7d18b504a5455c17ed19355790b
[ "MIT" ]
1
2021-01-15T16:13:37.000Z
2021-01-15T16:13:37.000Z
src/asm/interrupta.asm
miko007/OS-42
3c78afe0fe1cd7d18b504a5455c17ed19355790b
[ "MIT" ]
null
null
null
.set IRQ_BASE, 0x20 .section .text .extern _ZN10interrupts16InterruptManager15HandleInterruptEhj .macro ExceptionRequest num .global _ZN10interrupts16InterruptManager16ExceptionRequestEv _ZN10interrupts16InterruptManager16ExceptionRequestEv: movb $\num, (number) jmp int_bottom .endm .macro InterruptRequest num .global _ZN10interrupts16InterruptManager17HandleRequest\num\()Ev _ZN10interrupts16InterruptManager17HandleRequest\num\()Ev: movb $\num + IRQ_BASE, (number) jmp int_bottom .endm InterruptRequest 0x00 InterruptRequest 0x01 InterruptRequest 0x0C int_bottom: pusha pushl %ds pushl %es pushl %fs pushl %gs pushl %esp push (number) call _ZN10interrupts16InterruptManager15HandleInterruptEhj #add %esp, 6 movl %eax, %esp pop %gs pop %fs pop %es pop %ds popa .global _ZN10interrupts16InterruptManager13IgnoreRequestEv _ZN10interrupts16InterruptManager13IgnoreRequestEv: iret .data number: .byte 0
18.313725
65
0.82334
c68210942ba2c6c9cff4ae448efdafd1baaf896c
456
asm
Assembly
programs/oeis/064/A064778.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/064/A064778.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/064/A064778.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A064778: Largest m such that 1..m all divide n!. ; 1,2,3,4,6,6,10,10,10,10,12,12,16,16,16,16,18,18,22,22,22,22,28,28,28,28,28,28,30,30,36,36,36,36,36,36,40,40,40,40,42,42,46,46,46,46,52,52,52,52,52,52,58,58,58,58,58,58,60,60,66,66,66,66,66,66,70,70,70,70,72,72,78,78,78,78,78,78,82,82,82,82,88,88,88,88,88,88,96,96,96,96,96,96,96,96,100,100,100,100 mov $1,$0 seq $1,71960 ; Largest k >= 0 such that Product_{i=0..k} (n+i) divides n!. add $0,$1 add $0,1
57
299
0.64693
7537251250709a73ace44111781540280a90fe34
406
asm
Assembly
programs/oeis/076/A076569.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/076/A076569.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/076/A076569.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A076569: Greatest prime divisor of 6n+15 (sum of six successive integers). ; 7,3,11,13,5,17,19,7,23,5,3,29,31,11,7,37,13,41,43,5,47,7,17,53,11,19,59,61,7,13,67,23,71,73,5,11,79,3,83,17,29,89,13,31,19,97,11,101,103,7,107,109,37,113,23,13,17,11,41,5,127,43,131,19,5,137,139,47,13,29,7 add $0,3 lpb $0 mov $1,$0 seq $1,90368 ; a(1) = 1; for n>1, smallest divisor > 1 of 2n-1. div $0,$1 lpe mov $0,$1
36.909091
207
0.637931
757292ee9fc3ead5637acbbd04a08483f3ea22db
964
asm
Assembly
constants/serial_constants.asm
Dev727/ancientplatinum
8b212a1728cc32a95743e1538b9eaa0827d013a7
[ "blessing" ]
28
2019-11-08T07:19:00.000Z
2021-12-20T10:17:54.000Z
constants/serial_constants.asm
Dev727/ancientplatinum
8b212a1728cc32a95743e1538b9eaa0827d013a7
[ "blessing" ]
13
2020-01-11T17:00:40.000Z
2021-09-14T01:27:38.000Z
constants/serial_constants.asm
Dev727/ancientplatinum
8b212a1728cc32a95743e1538b9eaa0827d013a7
[ "blessing" ]
22
2020-05-28T17:31:38.000Z
2022-03-07T20:49:35.000Z
; link types const_def const LINK_NULL ; 0 const LINK_TIMECAPSULE ; 1 const LINK_TRADECENTER ; 2 const LINK_COLOSSEUM ; 3 const LINK_MOBILE ; 4 ; hSerialReceive high nybbles SERIAL_TIMECAPSULE EQU $60 SERIAL_TRADECENTER EQU $70 SERIAL_BATTLE EQU $80 ESTABLISH_CONNECTION_WITH_INTERNAL_CLOCK EQU $01 ESTABLISH_CONNECTION_WITH_EXTERNAL_CLOCK EQU $02 START_TRANSFER_EXTERNAL_CLOCK EQU $80 ; 1 << rSC_ON START_TRANSFER_INTERNAL_CLOCK EQU $81 ; (1 << rSC_ON) | 1 ; hSerialConnectionStatus USING_EXTERNAL_CLOCK EQU $01 USING_INTERNAL_CLOCK EQU $02 CONNECTION_NOT_ESTABLISHED EQU $ff ; signals the start of an array of bytes transferred over the link cable SERIAL_PREAMBLE_BYTE EQU $fd ; this byte is used when there is no data to send SERIAL_NO_DATA_BYTE EQU $fe ; signals the end of one part of a patch list (there are two parts) for player/enemy party data SERIAL_PATCH_LIST_PART_TERMINATOR EQU $ff
31.096774
95
0.762448
d6f18366043172b7dc358433f662f2f2392e47cc
325
asm
Assembly
oeis/024/A024505.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/024/A024505.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/024/A024505.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A024505: a (n) = [C (2 n, n)/2^(n + 2)]. ; 0,0,0,0,1,1,3,6,12,23,45,86,165,317,612,1183,2292,4451,8654,16853,32865,64165,125414,245375,480526,941832,1847440,3626457,7123398,14001162,27535618,54182991,106672764,210113021,414046247,816262602 mov $2,$0 add $2,$0 bin $2,$0 add $0,2 lpb $0 sub $0,1 div $2,2 lpe mov $0,$2
25
198
0.673846
5ed307ceec17806fba738a4672965b3dda977640
177
asm
Assembly
data/pokemon/dex_entries/tropius.asm
AtmaBuster/pokeplat-gen2
fa83b2e75575949b8f72cb2c48f7a1042e97f70f
[ "blessing" ]
6
2021-06-19T06:41:19.000Z
2022-02-15T17:12:33.000Z
data/pokemon/dex_entries/tropius.asm
AtmaBuster/pokeplat-gen2-old
01e42c55db5408d72d89133dc84a46c699d849ad
[ "blessing" ]
null
null
null
data/pokemon/dex_entries/tropius.asm
AtmaBuster/pokeplat-gen2-old
01e42c55db5408d72d89133dc84a46c699d849ad
[ "blessing" ]
3
2021-01-15T18:45:40.000Z
2021-10-16T03:35:27.000Z
db "FRUIT@" ; species name db "The bunch of fruit" next "around its neck" next "ripens twice a" page "year and is tasty." next "It's a highly" next "favored snack.@"
17.7
27
0.655367
5b5e36671bc86cdf1caf66294734b1c13827e3af
696
asm
Assembly
oeis/077/A077908.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/077/A077908.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/077/A077908.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A077908: Expansion of (1-x)^(-1)/(1+x+x^2-x^3). ; Submitted by Jon Maiga ; 1,0,0,2,-1,0,4,-4,1,8,-12,6,15,-32,24,24,-79,80,24,-182,239,-32,-388,660,-303,-744,1708,-1266,-1185,4160,-4240,-1104,9505,-12640,2032,20114,-34785,16704,38196,-89684,68193,59688,-217564,226070,51183,-494816,669704,-123704,-1040815,1834224,-917112,-1957926,4709263,-3668448,-2998740,11376452,-12046159,-2329032,25751644,-35468770,7388095,53832320,-96689184,50244960,100276545,-247210688,197179104,150308130,-594697921,641568896,103437156,-1339703972,1877835713,-434694584,-2782845100,5095375398 mov $3,1 lpb $0 sub $0,1 add $1,$3 sub $3,$1 add $1,$3 add $1,$2 sub $2,$1 add $3,1 add $3,$2 lpe mov $0,$3
40.941176
495
0.699713
c5ca723918a5e838d65f3ee663b4a63cea7d795b
1,894
asm
Assembly
programs/oeis/282/A282286.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
1
2021-03-15T11:38:20.000Z
2021-03-15T11:38:20.000Z
programs/oeis/282/A282286.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
programs/oeis/282/A282286.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
; A282286: Least common multiple of 7*n+1 and 7*n-1. ; 1,24,195,220,783,612,1763,1200,3135,1984,4899,2964,7055,4140,9603,5512,12543,7080,15875,8844,19599,10804,23715,12960,28223,15312,33123,17860,38415,20604,44099,23544,50175,26680,56643,30012,63503,33540,70755,37264,78399,41184,86435,45300,94863,49612,103683,54120,112895,58824,122499,63724,132495,68820,142883,74112,153663,79600,164835,85284,176399,91164,188355,97240,200703,103512,213443,109980,226575,116644,240099,123504,254015,130560,268323,137812,283023,145260,298115,152904,313599,160744,329475,168780,345743,177012,362403,185440,379455,194064,396899,202884,414735,211900,432963,221112,451583,230520,470595,240124,489999,249924,509795,259920,529983,270112,550563,280500,571535,291084,592899,301864,614655,312840,636803,324012,659343,335380,682275,346944,705599,358704,729315,370660,753423,382812,777923,395160,802815,407704,828099,420444,853775,433380,879843,446512,906303,459840,933155,473364,960399,487084,988035,501000,1016063,515112,1044483,529420,1073295,543924,1102499,558624,1132095,573520,1162083,588612,1192463,603900,1223235,619384,1254399,635064,1285955,650940,1317903,667012,1350243,683280,1382975,699744,1416099,716404,1449615,733260,1483523,750312,1517823,767560,1552515,785004,1587599,802644,1623075,820480,1658943,838512,1695203,856740,1731855,875164,1768899,893784,1806335,912600,1844163,931612,1882383,950820,1920995,970224,1959999,989824,1999395,1009620,2039183,1029612,2079363,1049800,2119935,1070184,2160899,1090764,2202255,1111540,2244003,1132512,2286143,1153680,2328675,1175044,2371599,1196604,2414915,1218360,2458623,1240312,2502723,1262460,2547215,1284804,2592099,1307344,2637375,1330080,2683043,1353012,2729103,1376140,2775555,1399464,2822399,1422984,2869635,1446700,2917263,1470612,2965283,1494720,3013695,1519024 mov $1,$0 mul $1,7 pow $1,2 sub $1,1 mov $2,3 add $2,$0 gcd $2,2 div $1,$2 trn $1,1 add $1,1
135.285714
1,746
0.835269
ccdfe4d37a48d0a3ddbd4ded84e706aff0a143e1
517
asm
Assembly
programs/oeis/174/A174374.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/174/A174374.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/174/A174374.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A174374: Derivative Pascal's triangle (version 2) read by rows: smallest prime(n)>C(m,k)=binomial(m,k)=m!/(k!*(m-k)!), 0<=k<=m. ; 1,1,1,1,2,1,1,3,3,1,1,3,4,3,1,1,4,5,5,4,1,1,4,7,9,7,4,1,1,5,9,12,12,9,5,1,1,5,10,17,20,17,10,5,1,1,5,12,24,31,31,24,12,5,1,1,5,15,31,47,55,47,31,15,5,1,1,6,17,39,67,90,90,67,39,17,6,1,1,6,19,48,95,139,158,139 seq $0,7318 ; Pascal's triangle read by rows: C(n,k) = binomial(n,k) = n!/(k!*(n-k)!), 0 <= k <= n. sub $0,1 seq $0,36234 ; Number of primes <= n, if 1 is counted as a prime.
73.857143
210
0.597679
a473be93c3f80e6e4418049a4eccee512cfbae50
1,480
asm
Assembly
programs/oeis/052/A052975.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/052/A052975.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/052/A052975.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A052975: Expansion of (1-2*x)*(1-x)/(1-5*x+6*x^2-x^3). ; 1,2,6,19,61,197,638,2069,6714,21794,70755,229725,745889,2421850,7863641,25532994,82904974,269190547,874055885,2838041117,9215060822,29921113293,97153242650,315454594314,1024274628963,3325798821581,10798800928441,35063486341682,113850424959345,369670007675074,1200310974960982,3897385253713811,12654730426478237,41089651585069301,133417260620190894,433203124017016901,1406601707949008442,4567207056263131698,14829628157638624739,48151500158563341949,156346938903248093009,507655321722499038090,1648346475351569974345,5352147385326103736194,17378313396243597872990,56427029144612936922131,183217412730929201108909,594903202183211981884749,1931638563675097639692422,6271991018007145508262525,20365026910168353685042842,66124827006473993015331482,214705964589366988474662883,697145887818159337966368365,2263618478561068751999196009,7349923030485754720672432738,23865050168880520429333356001,77489331140049142574631379586,251606277717448345017829194662,816960451915827390070691051795,2652653924414496022821111470589,8613113188294964118699240236837,27966602846903671846640223412446,90806989029163070543826787111797,294848441252688285757991835321146,957366874935366677373638677347394,3108550716189866742864069161921891,10093400772589821935836505580846237,32773066440745275899371751610047233,106413478284377314624703793727080634,345522393550004739663124964555966009 mul $0,2 seq $0,28495 ; Expansion of (1-x^2)/(1-x-2*x^2+x^3).
246.666667
1,359
0.914189
fcc7de45032f75b80ea42907f787af53e89359ac
731
asm
Assembly
examples/fibonacci_loop.asm
jpfeiffer16/Yarn
c495efd9995dc48f48072984397fa74662c33926
[ "MIT" ]
268
2016-02-27T19:25:49.000Z
2021-07-27T19:12:13.000Z
examples/fibonacci_loop.asm
jpfeiffer16/Yarn
c495efd9995dc48f48072984397fa74662c33926
[ "MIT" ]
4
2016-03-01T04:15:47.000Z
2018-02-06T05:01:15.000Z
examples/fibonacci_loop.asm
jpfeiffer16/Yarn
c495efd9995dc48f48072984397fa74662c33926
[ "MIT" ]
20
2016-02-27T21:33:02.000Z
2021-07-06T02:52:57.000Z
Init: mov $20, %c1 push %c1 call :Fibonacci pop %c1 halt ; Fibonacci(int i) ; Finds the i'th number of the fibonacci sequence with a loop. Fibonacci: push %bse mov %stk, %bse mov *(%bse+$8), %ret mov $1, %s5 lt %ret, %s5 ; if i < 1 return 0 jif :Fibonacci_EndZero eq %ret, %s5 ; if i == 1 return 1 jif :Fibonacci_End mov $1, %s1 ; f(n-1) mov $0, %s2 ; f(n-2) mov %ret, %s3 ; counter Fibonacci_Loop: mov %s1, %ret add %s2, %ret mov %s1, %s2 mov %ret, %s1 sub $1, %s3 lt %s3, %s5 jif :Fibonacci_End ; if counter < 1 break jmp :Fibonacci_Loop ; else continue Fibonacci_EndZero: ; zero out %ret and return mov $0, %ret Fibonacci_End: pop %bse ret
15.891304
64
0.585499
da4edccb81d3a9511a7c5bdbc3f13e68fc8dbb95
1,120
asm
Assembly
ahex.data.asm
BernardTatin/asm_required
68a918f5bcb88606c015eb2e815c9fe7bbdd50f6
[ "MIT" ]
null
null
null
ahex.data.asm
BernardTatin/asm_required
68a918f5bcb88606c015eb2e815c9fe7bbdd50f6
[ "MIT" ]
null
null
null
ahex.data.asm
BernardTatin/asm_required
68a918f5bcb88606c015eb2e815c9fe7bbdd50f6
[ "MIT" ]
null
null
null
; ---------------------------------------------------------------------- ; ahex.data.asm ; ; A simple cat which write on STDOUT all what it reads on STDIN ; To assemble and run: ; ; nasm -felf64 acat.asm acat.data.asm \ ; && ld acat.o acat.data.o && ./a.out ; ---------------------------------------------------------------------- %define DATA 1 %include "ahex.inc.asm" ; ---------------------------------------------------------------------- section .data address dd 0 ; current address in file buffer_len dq 0 ; number of bytes in buffer_in ptr_out dq 0 ; pointer in buffer_in of thr ; next char to display chars2display dq 0 ; #char to display line db '00000000' db ' ' bytes1 db 'xx xx xx xx xx xx xx xx' db ' ' bytes2 db 'xx xx xx xx xx xx xx xx' db ' |' chars db '................' db '|', 10 Lline dq $-line emptybytes db 'xy xy xy xy xy xy xy xy' Lemptybytes dq $-emptybytes hexsymbols db '0123456789abcdef' ; ---------------------------------------------------------------------- section .bss buffer_in: resb buffer_size ; the buffer
28.717949
72
0.465179
15508b57ee8f90dce6bedb02bcb79bbd8be262dd
3,457
asm
Assembly
programs/oeis/017/A017500.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
1
2021-03-15T11:38:20.000Z
2021-03-15T11:38:20.000Z
programs/oeis/017/A017500.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
programs/oeis/017/A017500.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
; A017500: a(n) = (11*n + 9)^4. ; 6561,160000,923521,3111696,7890481,16777216,31640625,54700816,88529281,136048896,200533921,285610000,395254161,533794816,705911761,916636176,1171350625,1475789056,1836036801,2258530576,2750058481,3317760000,3969126001,4711998736,5554571841,6505390336,7573350625,8767700496,10098039121,11574317056,13206836241,15006250000,16983563041,19150131456,21517662721,24098215696,26904200625,29948379136,33243864241,36804120336,40642963201,44774560000,49213429281,53974440976,59072816401,64524128256,70344300625,76549608976,83156680161,90182492416,97644375361,105560010000,113947428721,122825015296,132211504881,142125984016,152587890625,163617014016,175233494881,187457825296,200310848721,213813760000,227988105361,242855782416,258439040161,274760478976,291843050625,309710058256,328385156401,347892350976,368255999281,389500810000,411651843201,434734510336,458774574241,483798149136,509831700625,536902045696,565036352721,594262141456,624607283041,656100000000,688768866241,722642807056,757751099121,794123370496,831789600625,870780120336,911125611841,952857108736,996005996001,1040604010000,1086683238481,1134276120576,1183415446801,1234134359056,1286466350625,1340445266176,1396105301761,1453481004816,1512607274161,1573519360000,1636252863921,1700843738896,1767328289281,1835743170816,1906125390625,1978512307216,2052941630481,2129451421696,2208080093521,2288866410000,2371849486561,2457068790016,2544564138561,2634375701776,2726544000625,2821109907456,2918114646001,3017599791376,3119607270081,3224179360000,3331358690401,3441188241936,3553711346641,3668971687936,3787013300625,3907880570896,4031618236321,4158271385856,4287885459841,4420506250000,4556179899441,4694952902656,4836872105521,4981984705296,5130338250625,5281980641536,5436960129441,5595325317136,5757125158801,5922408960000,6091226377681,6263627420176,6439662447201,6619382169856,6802837650625,6990080303376,7181161893361,7376134537216,7575050702961,7777963210000,7984925229121,8195990282496,8411212243681,8630645337616,8854344140625,9082363580416,9314758936081,9551585838096,9792900268321,10038758560000,10289217397761,10544333817616,10804165206961,11068769304576,11338204200625,11612528336656,11891800505601,12176079851776,12465425870881,12759898410000,13059557667601,13364464193536,13674678889041,13990263006736,14311278150625,14637786276096,14969849689921,15307531050256,15650893366641,16000000000000,16354914662641,16715701418256,17082424681921,17455149220096,17833940150625,18218862942736,18609983417041,19007367745536,19411082451601,19821194410000,20237770846881,20660879339776,21090587817601,21526964560656,21970078200625,22419997720576,22876792454961,23340532089616,23811286661761,24289126560000,24774122524321,25266345646096,25765867368081,26272759484416,26787094140625,27308943833616,27838381411681,28375480074496,28920313373121,29472955210000,30033479838961,30601961865216,31178476245361,31763098287376,32355903650625,32956968345856,33566368735201,34184181532176,34810483801681,35445352960000,36088866774801,36741103365136,37402141201441,38072059105536,38750936250625,39438852161296,40135886713521,40842120134656,41557633003441,42282506250000,43016821155841,43760659353856,44514102828321,45277233914896,46050135300625,46832890023936,47625581474641,48428293393936,49241109874401,50064115360000,50897394646081,51741032879376,52595115558001,53459728531456,54334958000625,55220890517776,56117612986561,57025212662016 mul $0,11 add $0,9 pow $0,4 mov $1,$0
432.125
3,385
0.916691
e93fde0ec61454b1e5ca4a5f310acde2f2cd0e90
546
asm
Assembly
oeis/128/A128800.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/128/A128800.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/128/A128800.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A128800: n*(n-1)*6^n. ; 0,0,72,1296,15552,155520,1399680,11757312,94058496,725594112,5441955840,39907676160,287335268352,2037468266496,14262277865472,98738846760960,677066377789440,4604051368968192,31077346740535296,208401031083589632,1389340207223930880,9213519268958699520,60809227175127416832,399603492865123024896,2615586498753532526592,17058172817957820825600,110878123316725835366400,718490239092383413174272,4642552314135400515895296,29918670468872581102436352,192334310157038021372805120 mov $2,6 pow $2,$0 bin $0,2 mul $0,$2 mul $0,2
60.666667
473
0.875458
8522e0ed434dbe6606f8185c0ec935c4212171b3
5,437
asm
Assembly
Transynther/x86/_processed/NONE/_xt_/i7-8650U_0xd2_notsx.log_21829_714.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
9
2020-08-13T19:41:58.000Z
2022-03-30T12:22:51.000Z
Transynther/x86/_processed/NONE/_xt_/i7-8650U_0xd2_notsx.log_21829_714.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
1
2021-04-29T06:29:35.000Z
2021-05-13T21:02:30.000Z
Transynther/x86/_processed/NONE/_xt_/i7-8650U_0xd2_notsx.log_21829_714.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
3
2020-07-14T17:07:07.000Z
2022-03-21T01:12:22.000Z
.global s_prepare_buffers s_prepare_buffers: push %r10 push %r14 push %r15 push %r8 push %rbp push %rcx push %rdi push %rdx push %rsi lea addresses_D_ht+0x1e58c, %rbp clflush (%rbp) nop nop nop nop sub %rdx, %rdx mov $0x6162636465666768, %r8 movq %r8, (%rbp) sub $53863, %r10 lea addresses_WT_ht+0x52ac, %r14 nop nop nop nop xor $27421, %rsi movb $0x61, (%r14) sub $9404, %r10 lea addresses_normal_ht+0x3564, %rbp nop nop nop nop nop sub $37750, %r8 mov $0x6162636465666768, %rsi movq %rsi, %xmm2 movups %xmm2, (%rbp) cmp %r8, %r8 lea addresses_UC_ht+0x1744e, %rdx nop nop nop nop cmp $9520, %r15 mov (%rdx), %r10w nop nop nop xor %r10, %r10 lea addresses_normal_ht+0x183c, %rsi lea addresses_D_ht+0x3d3c, %rdi nop nop nop nop nop sub %r15, %r15 mov $83, %rcx rep movsl nop sub %rdi, %rdi pop %rsi pop %rdx pop %rdi pop %rcx pop %rbp pop %r8 pop %r15 pop %r14 pop %r10 ret .global s_faulty_load s_faulty_load: push %r10 push %r11 push %r13 push %r9 push %rbp push %rcx push %rsi // Store lea addresses_D+0xbbf4, %r13 nop nop nop nop nop cmp %r10, %r10 movw $0x5152, (%r13) nop nop nop nop sub %rsi, %rsi // Faulty Load lea addresses_normal+0xd58c, %r9 sub $5717, %rcx movb (%r9), %r13b lea oracles, %rsi and $0xff, %r13 shlq $12, %r13 mov (%rsi,%r13,1), %r13 pop %rsi pop %rcx pop %rbp pop %r9 pop %r13 pop %r11 pop %r10 ret /* <gen_faulty_load> [REF] {'OP': 'LOAD', 'src': {'type': 'addresses_normal', 'size': 2, 'AVXalign': False, 'NT': False, 'congruent': 0, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_D', 'size': 2, 'AVXalign': False, 'NT': False, 'congruent': 1, 'same': False}} [Faulty Load] {'OP': 'LOAD', 'src': {'type': 'addresses_normal', 'size': 1, 'AVXalign': False, 'NT': False, 'congruent': 0, 'same': True}} <gen_prepare_buffer> {'OP': 'STOR', 'dst': {'type': 'addresses_D_ht', 'size': 8, 'AVXalign': False, 'NT': False, 'congruent': 9, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_WT_ht', 'size': 1, 'AVXalign': True, 'NT': False, 'congruent': 5, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_normal_ht', 'size': 16, 'AVXalign': False, 'NT': False, 'congruent': 3, 'same': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_UC_ht', 'size': 2, 'AVXalign': False, 'NT': True, 'congruent': 1, 'same': False}} {'OP': 'REPM', 'src': {'type': 'addresses_normal_ht', 'congruent': 4, 'same': False}, 'dst': {'type': 'addresses_D_ht', 'congruent': 4, 'same': True}} {'34': 21829} 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 34 */
40.879699
2,999
0.659555
b78c2d2221dc5f84f9989d20f1436132deaca233
503
asm
Assembly
oeis/097/A097195.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/097/A097195.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/097/A097195.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A097195: Expansion of s(12)^3*s(18)^2/(s(6)^2*s(36)), where s(k) := subs(q=q^k, eta(q)) and eta(q) is Dedekind's function, cf. A010815. Then replace q^6 with q. ; Submitted by Jon Maiga ; 1,2,2,2,1,2,2,2,3,0,2,2,2,2,0,4,2,2,2,0,1,2,4,2,0,2,2,2,3,2,2,0,2,2,0,2,4,2,2,0,2,4,0,4,0,2,2,2,1,0,4,2,2,0,2,2,2,4,2,0,3,2,2,2,0,0,2,4,2,0,2,4,2,2,0,0,2,2,4,2,4,2,0,2,0,4,0,2,1,0,2,2,4,4,0,2,2,0,4,0 mul $0,6 seq $0,123331 ; Expansion of (c(q)^2/(3c(q^2))-1)/2 in powers of q where c(q) is a cubic AGM function.
71.857143
201
0.584493
6f890223e823158ebe355195484d833e591f217b
2,883
asm
Assembly
Chapter 1/1.2 - Hello, BIOS/print.asm
gmarino2048/64bit-os-tutorial
2e297d04d5a2e0f7fead84ad057e6b283a8c6972
[ "MIT" ]
87
2020-12-04T23:18:31.000Z
2022-03-20T11:05:57.000Z
Chapter 1/1.2 - Hello, BIOS/print.asm
limpingstone/64bit-os-tutorial
94f0582b9a3ecf80dfcc82278449654351e73730
[ "MIT" ]
6
2021-01-28T17:58:36.000Z
2022-03-26T01:43:53.000Z
Chapter 1/1.2 - Hello, BIOS/print.asm
limpingstone/64bit-os-tutorial
94f0582b9a3ecf80dfcc82278449654351e73730
[ "MIT" ]
9
2020-12-04T22:18:03.000Z
2022-03-26T17:53:17.000Z
; ; Hello, BIOS ; ; print.asm ; [bits 16] ; Define function print_bios ; Input pointer to string in bx print_bios: ; We'll be using registers ax and bx, so we'll need to save ; their current values on the stack so we don't mess anything ; up once the function is complete. We use the 'push' and ; 'pop' instructions for this. push ax push bx ; Now a little lesson on BIOS utilities. BIOS utilities almost always ; look at the ax register, and are triggered by various interrupts. In ; this case, we want to print something to the screen, so we use interrupt ; 0x10. However, this can do multiple things. To choose print, we must put ; the number 0x0E into the HIGH 8 bits of register ax, which we can refer to ; as ah. (The low 8 bits would be al, makes sense right?) We'll set the high ; bit now to save precious CPU cycles later. mov ah, 0x0E ; Since we don't know how long the string will be, we'll need ; to use a loop. This means we'll need a label for the entry point ; of the loop. print_bios_loop: ; Now, we need to compare the current character pointed to ; by the address in bx to the null terminator, 0. We can get ; the value at the address of a register by specifying the size ; and using square brackets, like follows: ; ; byte[bx] ; ; To compare it with 0, we use the cmp function. This sets values in ; a special state register that we can use with other instructions. ; In this case, we use je, which stands for 'jump if equal' to go to ; the end of the program. cmp byte[bx], 0 je print_bios_end ; If the program has reached this point, then we want to print a character! ; To do this, we need to move the character to al (read the paragraph about ; BIOS utilities for the reason why) and then call the special multipurpose ; interrupt 0x10, which we can do with the 'int' command. Remember the ; special character read syntax we talked about before! mov al, byte[bx] int 0x10 ; Now that the character is printed, we can go back to the beginning of ; the loop. Don't forget to increment the pointer first though, which we can ; do with the handy 'inc' command inc bx jmp print_bios_loop ; Label the end of the function, so we can jump here once ; we reach the null terminator. print_bios_end: ; Restore the values of ax and bx registers. Remember that they've ; been pushed onto the stack, so we'll need to pop them in the opposite ; order. pop bx pop ax ; This instruction returns to the instruction after the initial ; 'call' instruction that got us here. It works almost the same as ; 'return' in C, but you can't give it a value. ret
38.44
84
0.663198
5ac3340cf2aec264eeb8525aec42402dc4445d5d
423
asm
Assembly
programs/oeis/074/A074800.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/074/A074800.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/074/A074800.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A074800: a(n) = denominator( (4*n+1)*(Product_{i=1..n} (2*i-1)/Product_{i=1..n} (2*i))^5 ). ; 1,32,32768,1048576,34359738368,1099511627776,1125899906842624,36028797018963968,37778931862957161709568,1208925819614629174706176,1237940039285380274899124224,39614081257132168796771975168,1298074214633706907132624082305024,41538374868278621028243970633760768 seq $0,46161 ; a(n) = denominator of binomial(2n,n)/4^n. pow $0,5
70.5
261
0.801418
6257e3ddcc8341cfd4a8f2ed47bb38c73d8d221b
397
asm
Assembly
programs/oeis/101/A101869.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/101/A101869.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/101/A101869.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A101869: Row 2 of A101866. ; 10,20,26,36,46,52,62,68,78,88,94,104,114,120,130,136,146,156,162,172,178,188,198,204,214,224,230,240,246,256,266,272,282,292,298,308,314,324,334,340,350,356,366,376,382,392,402,408,418,424,434,444,450,460,466,476,486 add $0,1 mov $2,$0 seq $0,130568 ; Generalized Beatty sequence 1+2*floor(n*phi), which contains infinitely many primes. add $0,$2 add $0,1 mul $0,2
39.7
218
0.715365
a2ad03c78c40661d5700f0e315cece26c7db5454
309
asm
Assembly
libsrc/_DEVELOPMENT/adt/w_vector/c/sccz80/w_vector_capacity.asm
jpoikela/z88dk
7108b2d7e3a98a77de99b30c9a7c9199da9c75cb
[ "ClArtistic" ]
640
2017-01-14T23:33:45.000Z
2022-03-30T11:28:42.000Z
libsrc/_DEVELOPMENT/adt/w_vector/c/sccz80/w_vector_capacity.asm
jpoikela/z88dk
7108b2d7e3a98a77de99b30c9a7c9199da9c75cb
[ "ClArtistic" ]
1,600
2017-01-15T16:12:02.000Z
2022-03-31T12:11:12.000Z
libsrc/_DEVELOPMENT/adt/w_vector/c/sccz80/w_vector_capacity.asm
jpoikela/z88dk
7108b2d7e3a98a77de99b30c9a7c9199da9c75cb
[ "ClArtistic" ]
215
2017-01-17T10:43:03.000Z
2022-03-23T17:25:02.000Z
; size_t w_vector_capacity(w_vector_t *v) SECTION code_clib SECTION code_adt_w_vector PUBLIC w_vector_capacity EXTERN asm_w_vector_capacity defc w_vector_capacity = asm_w_vector_capacity ; SDCC bridge for Classic IF __CLASSIC PUBLIC _w_vector_capacity defc _w_vector_capacity = w_vector_capacity ENDIF
16.263158
46
0.857605
b730ee5bcd70b6e3a1d95a985795eb3ef6d972a1
11,183
asm
Assembly
platforms_startup/armcc/LPC1833/startup_LPC18xx.asm
crespo2014/cpputest-fork
67c6c68b8f3bdf994279c029d36b5eb836bf20bf
[ "BSD-3-Clause" ]
1
2019-04-17T19:33:04.000Z
2019-04-17T19:33:04.000Z
platforms_startup/armcc/LPC1833/startup_LPC18xx.asm
crespo2014/cpputest-fork
67c6c68b8f3bdf994279c029d36b5eb836bf20bf
[ "BSD-3-Clause" ]
null
null
null
platforms_startup/armcc/LPC1833/startup_LPC18xx.asm
crespo2014/cpputest-fork
67c6c68b8f3bdf994279c029d36b5eb836bf20bf
[ "BSD-3-Clause" ]
null
null
null
;/*********************************************************************** ; * @brief: LPC18xx/43xx M3/M4 startup code ; * ; * @note ; * Copyright(C) NXP Semiconductors, 2012 ; * All rights reserved. ; * ; * @par ; * Software that is described herein is for illustrative purposes only ; * which provides customers with programming information regarding the ; * LPC products. This software is supplied "AS IS" without any warranties of ; * any kind, and NXP Semiconductors and its licensor disclaim any and ; * all warranties, express or implied, including all implied warranties of ; * merchantability, fitness for a particular purpose and non-infringement of ; * intellectual property rights. NXP Semiconductors assumes no responsibility ; * or liability for the use of the software, conveys no license or rights under any ; * patent, copyright, mask work right, or any other intellectual property rights in ; * or to any products. NXP Semiconductors reserves the right to make changes ; * in the software without notification. NXP Semiconductors also makes no ; * representation or warranty that such application will be suitable for the ; * specified use without further testing or modification. ; * ; * @par ; * Permission to use, copy, modify, and distribute this software and its ; * documentation is hereby granted, under NXP Semiconductors' and its ; * licensor's relevant copyrights in the software, without fee, provided that it ; * is used in conjunction with NXP Semiconductors microcontrollers. This ; * copyright, permission, and disclaimer notice must appear in all copies of ; * this code. ; */ ; <h> Stack Configuration ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> ; </h> Stack_Size EQU 0x00002000 AREA STACK, NOINIT, READWRITE, ALIGN=3 Stack_Mem SPACE Stack_Size __initial_sp ; <h> Heap Configuration ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> ; </h> Heap_Size EQU 0x00004000 AREA HEAP, NOINIT, READWRITE, ALIGN=3 __heap_base Heap_Mem SPACE Heap_Size __heap_limit PRESERVE8 THUMB ; Vector Table Mapped to Address 0 at Reset AREA RESET, CODE, READONLY EXPORT __Vectors Sign_Value EQU 0x5A5A5A5A __Vectors DCD __initial_sp ; 0 Top of Stack DCD Reset_Handler ; 1 Reset Handler DCD NMI_Handler ; 2 NMI Handler DCD HardFault_Handler ; 3 Hard Fault Handler DCD MemManage_Handler ; 4 MPU Fault Handler DCD BusFault_Handler ; 5 Bus Fault Handler DCD UsageFault_Handler ; 6 Usage Fault Handler DCD Sign_Value ; 7 Reserved DCD UnHandled_Vector ; 8 Reserved DCD UnHandled_Vector ; 9 Reserved DCD UnHandled_Vector ; 10 Reserved DCD SVC_Handler ; 11 SVCall Handler DCD DebugMon_Handler ; 12 Debug Monitor Handler DCD UnHandled_Vector ; 13 Reserved DCD PendSV_Handler ; 14 PendSV Handler DCD SysTick_Handler ; 15 SysTick Handler ; External Interrupts DCD DAC_IRQHandler ; 16 D/A Converter DCD M0APP_IRQHandler ; 17 M0APP IRQ handler (LPC43XX ONLY) DCD DMA_IRQHandler ; 18 General Purpose DMA DCD UnHandled_Vector ; 19 Reserved DCD FLASH_EEPROM_IRQHandler ; 20 ORed flash bank A, flash bank B, EEPROM interrupts DCD ETH_IRQHandler ; 21 Ethernet DCD SDIO_IRQHandler ; 22 SD/MMC DCD LCD_IRQHandler ; 23 LCD DCD USB0_IRQHandler ; 24 USB0 DCD USB1_IRQHandler ; 25 USB1 DCD SCT_IRQHandler ; 26 State Configurable Timer DCD RIT_IRQHandler ; 27 Repetitive Interrupt Timer DCD TIMER0_IRQHandler ; 28 Timer0 DCD TIMER1_IRQHandler ; 29 Timer1 DCD TIMER2_IRQHandler ; 30 Timer2 DCD TIMER3_IRQHandler ; 31 Timer3 DCD MCPWM_IRQHandler ; 32 Motor Control PWM DCD ADC0_IRQHandler ; 33 A/D Converter 0 DCD I2C0_IRQHandler ; 34 I2C0 DCD I2C1_IRQHandler ; 35 I2C1 DCD SPI_IRQHandler ; 36 SPI (LPC43XX ONLY) DCD ADC1_IRQHandler ; 37 A/D Converter 1 DCD SSP0_IRQHandler ; 38 SSP0 DCD SSP1_IRQHandler ; 39 SSP1 DCD UART0_IRQHandler ; 40 UART0 DCD UART1_IRQHandler ; 41 UART1 DCD UART2_IRQHandler ; 42 UART2 DCD UART3_IRQHandler ; 43 UART3 DCD I2S0_IRQHandler ; 44 I2S0 DCD I2S1_IRQHandler ; 45 I2S1 DCD SPIFI_IRQHandler ; 46 SPI Flash Interface DCD SGPIO_IRQHandler ; 47 SGPIO (LPC43XX ONLY) DCD GPIO0_IRQHandler ; 48 GPIO0 DCD GPIO1_IRQHandler ; 49 GPIO1 DCD GPIO2_IRQHandler ; 50 GPIO2 DCD GPIO3_IRQHandler ; 51 GPIO3 DCD GPIO4_IRQHandler ; 52 GPIO4 DCD GPIO5_IRQHandler ; 53 GPIO5 DCD GPIO6_IRQHandler ; 54 GPIO6 DCD GPIO7_IRQHandler ; 55 GPIO7 DCD GINT0_IRQHandler ; 56 GINT0 DCD GINT1_IRQHandler ; 57 GINT1 DCD EVRT_IRQHandler ; 58 Event Router DCD CAN1_IRQHandler ; 59 C_CAN1 DCD UnHandled_Vector ; 60 Reserved DCD ADCHS_IRQHandler ; 61 ADCHS combined interrupt DCD ATIMER_IRQHandler ; 62 ATIMER DCD RTC_IRQHandler ; 63 RTC DCD UnHandled_Vector ; 64 Reserved DCD WDT_IRQHandler ; 65 WDT DCD M0SUB_IRQHandler ; 66 M0SUB IRQ handler (LPC43XX ONLY) DCD CAN0_IRQHandler ; 67 C_CAN0 DCD QEI_IRQHandler ; 68 QEI ; IF :LNOT::DEF:NO_CRP ; AREA |.ARM.__at_0x02FC|, CODE, READONLY ;CRP_Key DCD 0xFFFFFFFF ; ENDIF AREA |.text|, CODE, READONLY ; Reset Handler Reset_Handler PROC EXPORT Reset_Handler [WEAK] IMPORT __main IMPORT SystemInit LDR R0, =SystemInit BLX R0 LDR R0, =__main BX R0 ENDP ; Dummy Exception Handlers (infinite loops which can be modified) NMI_Handler PROC EXPORT NMI_Handler [WEAK] B . ENDP HardFault_Handler\ PROC EXPORT HardFault_Handler [WEAK] B . ENDP MemManage_Handler\ PROC EXPORT MemManage_Handler [WEAK] B . ENDP BusFault_Handler\ PROC EXPORT BusFault_Handler [WEAK] B . ENDP UsageFault_Handler\ PROC EXPORT UsageFault_Handler [WEAK] B . ENDP SVC_Handler PROC EXPORT SVC_Handler [WEAK] B . ENDP DebugMon_Handler\ PROC EXPORT DebugMon_Handler [WEAK] B . ENDP PendSV_Handler PROC EXPORT PendSV_Handler [WEAK] B . ENDP SysTick_Handler PROC EXPORT SysTick_Handler [WEAK] B . ENDP UnHandled_Vector PROC EXPORT UnHandled_Vector [WEAK] B . ENDP Default_Handler PROC EXPORT DAC_IRQHandler [WEAK] EXPORT M0APP_IRQHandler [WEAK] EXPORT DMA_IRQHandler [WEAK] EXPORT FLASH_EEPROM_IRQHandler [WEAK] EXPORT ETH_IRQHandler [WEAK] EXPORT SDIO_IRQHandler [WEAK] EXPORT LCD_IRQHandler [WEAK] EXPORT USB0_IRQHandler [WEAK] EXPORT USB1_IRQHandler [WEAK] EXPORT SCT_IRQHandler [WEAK] EXPORT RIT_IRQHandler [WEAK] EXPORT TIMER0_IRQHandler [WEAK] EXPORT TIMER1_IRQHandler [WEAK] EXPORT TIMER2_IRQHandler [WEAK] EXPORT TIMER3_IRQHandler [WEAK] EXPORT MCPWM_IRQHandler [WEAK] EXPORT ADC0_IRQHandler [WEAK] EXPORT I2C0_IRQHandler [WEAK] EXPORT I2C1_IRQHandler [WEAK] EXPORT SPI_IRQHandler [WEAK] EXPORT ADC1_IRQHandler [WEAK] EXPORT SSP0_IRQHandler [WEAK] EXPORT SSP1_IRQHandler [WEAK] EXPORT UART0_IRQHandler [WEAK] EXPORT UART1_IRQHandler [WEAK] EXPORT UART2_IRQHandler [WEAK] EXPORT UART3_IRQHandler [WEAK] EXPORT I2S0_IRQHandler [WEAK] EXPORT I2S1_IRQHandler [WEAK] EXPORT SPIFI_IRQHandler [WEAK] EXPORT SGPIO_IRQHandler [WEAK] EXPORT GPIO0_IRQHandler [WEAK] EXPORT GPIO1_IRQHandler [WEAK] EXPORT GPIO2_IRQHandler [WEAK] EXPORT GPIO3_IRQHandler [WEAK] EXPORT GPIO4_IRQHandler [WEAK] EXPORT GPIO5_IRQHandler [WEAK] EXPORT GPIO6_IRQHandler [WEAK] EXPORT GPIO7_IRQHandler [WEAK] EXPORT GINT0_IRQHandler [WEAK] EXPORT GINT1_IRQHandler [WEAK] EXPORT EVRT_IRQHandler [WEAK] EXPORT CAN1_IRQHandler [WEAK] EXPORT ADCHS_IRQHandler [WEAK] EXPORT ATIMER_IRQHandler [WEAK] EXPORT RTC_IRQHandler [WEAK] EXPORT WDT_IRQHandler [WEAK] EXPORT M0SUB_IRQHandler [WEAK] EXPORT CAN0_IRQHandler [WEAK] EXPORT QEI_IRQHandler [WEAK] DAC_IRQHandler M0APP_IRQHandler DMA_IRQHandler FLASH_EEPROM_IRQHandler ETH_IRQHandler SDIO_IRQHandler LCD_IRQHandler USB0_IRQHandler USB1_IRQHandler SCT_IRQHandler RIT_IRQHandler TIMER0_IRQHandler TIMER1_IRQHandler TIMER2_IRQHandler TIMER3_IRQHandler MCPWM_IRQHandler ADC0_IRQHandler I2C0_IRQHandler I2C1_IRQHandler SPI_IRQHandler ADC1_IRQHandler SSP0_IRQHandler SSP1_IRQHandler UART0_IRQHandler UART1_IRQHandler UART2_IRQHandler UART3_IRQHandler I2S0_IRQHandler I2S1_IRQHandler SPIFI_IRQHandler SGPIO_IRQHandler GPIO0_IRQHandler GPIO1_IRQHandler GPIO2_IRQHandler GPIO3_IRQHandler GPIO4_IRQHandler GPIO5_IRQHandler GPIO6_IRQHandler GPIO7_IRQHandler GINT0_IRQHandler GINT1_IRQHandler EVRT_IRQHandler CAN1_IRQHandler ADCHS_IRQHandler ATIMER_IRQHandler RTC_IRQHandler WDT_IRQHandler M0SUB_IRQHandler CAN0_IRQHandler QEI_IRQHandler B . ENDP ALIGN ; User Initial Stack & Heap IF :DEF:__MICROLIB EXPORT __initial_sp EXPORT __heap_base EXPORT __heap_limit ELSE IMPORT __use_two_region_memory EXPORT __user_setup_stackheap __user_setup_stackheap LDR R0, = Heap_Mem LDR R2, = (Heap_Mem + Heap_Size) LDR SP, =(Stack_Mem + Stack_Size) BX LR ALIGN ENDIF END
33.085799
89
0.603505
5a65a211614aea21d2fcf272150378ed3d04e3b5
1,635
asm
Assembly
dos/DosSetVec.asm
osfree-project/FamilyAPI
2119a95cb2bbe6716ecacff4171866f6ea51b8d7
[ "BSD-3-Clause" ]
1
2021-11-25T14:01:48.000Z
2021-11-25T14:01:48.000Z
dos/DosSetVec.asm
osfree-project/FamilyAPI
2119a95cb2bbe6716ecacff4171866f6ea51b8d7
[ "BSD-3-Clause" ]
null
null
null
dos/DosSetVec.asm
osfree-project/FamilyAPI
2119a95cb2bbe6716ecacff4171866f6ea51b8d7
[ "BSD-3-Clause" ]
2
2021-11-05T06:48:43.000Z
2021-12-06T08:07:38.000Z
;; _API16 DosSetVec(WORD wClass, PFUNC pNHan, PPFUNC ppOHan); ;; ;; For HX 16-bit Dos Extender (DPMILD16) ;; ;; Export from: DOSCALLS.89 [059h] ;; .8086 _TEXT segment byte public 'CODE' public DOSSETVEC DOSSETVEC: ;* All API's are called far, so LCODE assumed and P := 6 P equ [bp+06h] wClass equ P+08h pNHan equ P+04h ppOHan equ P+00h push bp ;sp = sp+2 mov bp,sp mov ax,wClass ;*** ifndef $NOCHECK if 1;def $OS2COMPAT ;* The following block of code is optional. For full ;* compatibility it should be included, but as this ;* for Dos Extender it may be reasonable to omit it. ; ; Check for validity. OS2V1 allows only Exceptions: ; ; 0 - Divide Fault ; 4 - INTO Overflow ; 5 - Bounds ; 6 - Invalid Op ; 7 - NDP Not Present ; 16 - NDP Exception cmp ax,00h ; 00 - Divide je @2f cmp ax,04h ; 04 - INTO jb @1f cmp ax,07h ; 07 - NDP Not Present jbe @2f ; cmp ax,10h ; 16 - NDP Exception ; je @2f @1f: mov ax,0032h ; ERROR_NOT_SUPPORTED jmp @6f @2f: endif endif ;**** push DS ;preserve regs push ES push bx push dx push si mov ah,35h ; 21,35xx - Get Vector int 21h lds si,ppOHan if 1;ndef $NOCHECK mov dx,DS or dx,si jnz @3f mov ax,0057h ; ERROR_INVALID_PARAMETER jmp @5f @3f: endif mov [si+0],bx mov [si+2],ES lds dx,pNHan ifndef $NOCHECK ; mov si,DS ; is it NULL? ; or si,dx ; jnz @4f ; or al,al ; DOS INT 0 can be NULL?! ; jz @4f ; mov ax,0001h ; ERROR_INVALID_FUNCTION ; jmp @5f @4f: endif mov ah,25h ; 21,25xx - Set Vector int 21h xor ax,ax ; rc 0 @5f: pop si ;restore all pop dx pop bx pop ES pop DS @6f: pop bp retf 10 _TEXT ends end
15.721154
62
0.64893
da9614415046f1e3e7da3e6a3ddd4c68415e518b
385
asm
Assembly
programs/oeis/173/A173526.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/173/A173526.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/173/A173526.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A173526: a(n) = 1 + A053827(n-1), where A053827 is the sum-of-digits function in base 6. ; 1,2,3,4,5,6,2,3,4,5,6,7,3,4,5,6,7,8,4,5,6,7,8,9,5,6,7,8,9,10,6,7,8,9,10,11,2,3,4,5,6,7,3,4,5,6,7,8,4,5,6,7,8,9,5,6,7,8,9,10,6,7,8,9,10,11,7,8,9,10,11,12,3,4,5,6,7,8,4,5,6,7,8,9,5,6,7,8,9,10,6,7,8,9,10,11,7,8,9,10 mov $4,$0 lpb $3,4 div $4,6 mov $2,$4 mul $2,5 sub $0,$2 lpe add $0,1
32.083333
214
0.553247
485ae218c7e6d95acaa607109952f114dbf102be
5,250
asm
Assembly
Transynther/x86/_processed/AVXALIGN/_st_/i7-7700_9_0x48_notsx.log_21829_153.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
9
2020-08-13T19:41:58.000Z
2022-03-30T12:22:51.000Z
Transynther/x86/_processed/AVXALIGN/_st_/i7-7700_9_0x48_notsx.log_21829_153.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
1
2021-04-29T06:29:35.000Z
2021-05-13T21:02:30.000Z
Transynther/x86/_processed/AVXALIGN/_st_/i7-7700_9_0x48_notsx.log_21829_153.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
3
2020-07-14T17:07:07.000Z
2022-03-21T01:12:22.000Z
.global s_prepare_buffers s_prepare_buffers: push %r10 push %r11 push %r14 push %r15 push %r9 push %rax push %rcx push %rdi push %rdx push %rsi lea addresses_WC_ht+0x11d7d, %rdx nop nop sub $370, %r14 movb (%rdx), %r11b nop nop nop nop cmp $49448, %r9 lea addresses_WT_ht+0x1a54d, %r15 nop nop sub %rax, %rax movb $0x61, (%r15) nop cmp $51498, %r9 lea addresses_UC_ht+0xf9cd, %r15 nop nop nop inc %rdx mov $0x6162636465666768, %r11 movq %r11, %xmm4 movups %xmm4, (%r15) nop sub $60744, %r14 lea addresses_UC_ht+0x114d, %rsi lea addresses_normal_ht+0x1994d, %rdi clflush (%rsi) nop nop nop xor $34735, %r9 mov $64, %rcx rep movsb nop nop nop nop sub %rdi, %rdi pop %rsi pop %rdx pop %rdi pop %rcx pop %rax pop %r9 pop %r15 pop %r14 pop %r11 pop %r10 ret .global s_faulty_load s_faulty_load: push %r10 push %r14 push %r8 push %rbx push %rcx push %rdi push %rsi // REPMOV lea addresses_WT+0x1200d, %rsi lea addresses_D+0x194d, %rdi nop nop nop nop nop xor %r10, %r10 mov $29, %rcx rep movsb nop nop nop and %r10, %r10 // Faulty Load lea addresses_D+0xd94d, %rbx nop nop nop nop nop cmp $49338, %r8 mov (%rbx), %r14w lea oracles, %rdi and $0xff, %r14 shlq $12, %r14 mov (%rdi,%r14,1), %r14 pop %rsi pop %rdi pop %rcx pop %rbx pop %r8 pop %r14 pop %r10 ret /* <gen_faulty_load> [REF] {'OP': 'LOAD', 'src': {'same': False, 'NT': True, 'AVXalign': True, 'size': 2, 'type': 'addresses_D', 'congruent': 0}} {'dst': {'same': False, 'congruent': 9, 'type': 'addresses_D'}, 'OP': 'REPM', 'src': {'same': False, 'congruent': 6, 'type': 'addresses_WT'}} [Faulty Load] {'OP': 'LOAD', 'src': {'same': True, 'NT': True, 'AVXalign': False, 'size': 2, 'type': 'addresses_D', 'congruent': 0}} <gen_prepare_buffer> {'OP': 'LOAD', 'src': {'same': False, 'NT': False, 'AVXalign': False, 'size': 1, 'type': 'addresses_WC_ht', 'congruent': 4}} {'dst': {'same': False, 'NT': False, 'AVXalign': False, 'size': 1, 'type': 'addresses_WT_ht', 'congruent': 6}, 'OP': 'STOR'} {'dst': {'same': False, 'NT': False, 'AVXalign': False, 'size': 16, 'type': 'addresses_UC_ht', 'congruent': 7}, 'OP': 'STOR'} {'dst': {'same': False, 'congruent': 11, 'type': 'addresses_normal_ht'}, 'OP': 'REPM', 'src': {'same': False, 'congruent': 11, 'type': 'addresses_UC_ht'}} {'36': 21829} 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 */
40.697674
2,999
0.660762
958a475da89b12b3c4d2b499e23c073976d20df6
208,024
asm
Assembly
dist/vale/aesgcm-x86_64-msvc.asm
santtu/hacl-star
ade5ee577b26bb4e1fc67c3a207d0982e6a02222
[ "Apache-2.0" ]
1,332
2018-06-25T18:44:25.000Z
2022-03-24T11:54:21.000Z
dist/vale/aesgcm-x86_64-msvc.asm
santtu/hacl-star
ade5ee577b26bb4e1fc67c3a207d0982e6a02222
[ "Apache-2.0" ]
311
2018-06-23T20:30:19.000Z
2022-03-31T16:52:05.000Z
dist/vale/aesgcm-x86_64-msvc.asm
santtu/hacl-star
ade5ee577b26bb4e1fc67c3a207d0982e6a02222
[ "Apache-2.0" ]
143
2018-08-23T11:43:58.000Z
2022-03-09T11:07:13.000Z
.code ALIGN 16 aes128_key_expansion proc movdqu xmm1, xmmword ptr [rcx + 0] movdqu xmmword ptr [rdx + 0], xmm1 aeskeygenassist xmm2, xmm1, 1 pshufd xmm2, xmm2, 255 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 16], xmm1 aeskeygenassist xmm2, xmm1, 2 pshufd xmm2, xmm2, 255 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 32], xmm1 aeskeygenassist xmm2, xmm1, 4 pshufd xmm2, xmm2, 255 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 48], xmm1 aeskeygenassist xmm2, xmm1, 8 pshufd xmm2, xmm2, 255 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 64], xmm1 aeskeygenassist xmm2, xmm1, 16 pshufd xmm2, xmm2, 255 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 80], xmm1 aeskeygenassist xmm2, xmm1, 32 pshufd xmm2, xmm2, 255 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 96], xmm1 aeskeygenassist xmm2, xmm1, 64 pshufd xmm2, xmm2, 255 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 112], xmm1 aeskeygenassist xmm2, xmm1, 128 pshufd xmm2, xmm2, 255 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 128], xmm1 aeskeygenassist xmm2, xmm1, 27 pshufd xmm2, xmm2, 255 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 144], xmm1 aeskeygenassist xmm2, xmm1, 54 pshufd xmm2, xmm2, 255 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 vpslldq xmm3, xmm1, 4 pxor xmm1, xmm3 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 160], xmm1 pxor xmm1, xmm1 pxor xmm2, xmm2 pxor xmm3, xmm3 ret aes128_key_expansion endp ALIGN 16 aes128_keyhash_init proc mov r8, 579005069656919567 pinsrq xmm4, r8, 0 mov r8, 283686952306183 pinsrq xmm4, r8, 1 pxor xmm0, xmm0 movdqu xmmword ptr [rdx + 80], xmm0 mov r8, rcx movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenclast xmm0, xmm2 pxor xmm2, xmm2 pshufb xmm0, xmm4 mov rcx, rdx movdqu xmmword ptr [rcx + 32], xmm0 movdqu xmm0, xmm6 mov rax, r12 movdqu xmm1, xmmword ptr [rcx + 32] movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 0], xmm1 movdqu xmm1, xmm6 movdqu xmm2, xmm6 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm6, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm5, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 pclmulqdq xmm1, xmm2, 17 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pxor xmm1, xmm5 pxor xmm1, xmm6 movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 16], xmm1 movdqu xmm2, xmm6 movdqu xmm1, xmmword ptr [rcx + 32] movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm6, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm5, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 pclmulqdq xmm1, xmm2, 17 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pxor xmm1, xmm5 pxor xmm1, xmm6 movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 48], xmm1 movdqu xmm2, xmm6 movdqu xmm1, xmmword ptr [rcx + 32] movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm6, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm5, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 pclmulqdq xmm1, xmm2, 17 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pxor xmm1, xmm5 pxor xmm1, xmm6 movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 64], xmm1 movdqu xmm2, xmm6 movdqu xmm1, xmmword ptr [rcx + 32] movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm6, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm5, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 pclmulqdq xmm1, xmm2, 17 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pxor xmm1, xmm5 pxor xmm1, xmm6 movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 96], xmm1 movdqu xmm2, xmm6 movdqu xmm1, xmmword ptr [rcx + 32] movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm6, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm5, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 pclmulqdq xmm1, xmm2, 17 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pxor xmm1, xmm5 pxor xmm1, xmm6 movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 112], xmm1 movdqu xmm6, xmm0 mov r12, rax ret aes128_keyhash_init endp ALIGN 16 aes256_key_expansion proc movdqu xmm1, xmmword ptr [rcx + 0] movdqu xmm3, xmmword ptr [rcx + 16] movdqu xmmword ptr [rdx + 0], xmm1 movdqu xmmword ptr [rdx + 16], xmm3 aeskeygenassist xmm2, xmm3, 1 pshufd xmm2, xmm2, 255 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 32], xmm1 aeskeygenassist xmm2, xmm1, 0 pshufd xmm2, xmm2, 170 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 pxor xmm3, xmm2 movdqu xmmword ptr [rdx + 48], xmm3 aeskeygenassist xmm2, xmm3, 2 pshufd xmm2, xmm2, 255 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 64], xmm1 aeskeygenassist xmm2, xmm1, 0 pshufd xmm2, xmm2, 170 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 pxor xmm3, xmm2 movdqu xmmword ptr [rdx + 80], xmm3 aeskeygenassist xmm2, xmm3, 4 pshufd xmm2, xmm2, 255 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 96], xmm1 aeskeygenassist xmm2, xmm1, 0 pshufd xmm2, xmm2, 170 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 pxor xmm3, xmm2 movdqu xmmword ptr [rdx + 112], xmm3 aeskeygenassist xmm2, xmm3, 8 pshufd xmm2, xmm2, 255 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 128], xmm1 aeskeygenassist xmm2, xmm1, 0 pshufd xmm2, xmm2, 170 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 pxor xmm3, xmm2 movdqu xmmword ptr [rdx + 144], xmm3 aeskeygenassist xmm2, xmm3, 16 pshufd xmm2, xmm2, 255 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 160], xmm1 aeskeygenassist xmm2, xmm1, 0 pshufd xmm2, xmm2, 170 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 pxor xmm3, xmm2 movdqu xmmword ptr [rdx + 176], xmm3 aeskeygenassist xmm2, xmm3, 32 pshufd xmm2, xmm2, 255 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 192], xmm1 aeskeygenassist xmm2, xmm1, 0 pshufd xmm2, xmm2, 170 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 vpslldq xmm4, xmm3, 4 pxor xmm3, xmm4 pxor xmm3, xmm2 movdqu xmmword ptr [rdx + 208], xmm3 aeskeygenassist xmm2, xmm3, 64 pshufd xmm2, xmm2, 255 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 vpslldq xmm4, xmm1, 4 pxor xmm1, xmm4 pxor xmm1, xmm2 movdqu xmmword ptr [rdx + 224], xmm1 pxor xmm1, xmm1 pxor xmm2, xmm2 pxor xmm3, xmm3 pxor xmm4, xmm4 ret aes256_key_expansion endp ALIGN 16 aes256_keyhash_init proc mov r8, 579005069656919567 pinsrq xmm4, r8, 0 mov r8, 283686952306183 pinsrq xmm4, r8, 1 pxor xmm0, xmm0 movdqu xmmword ptr [rdx + 80], xmm0 mov r8, rcx movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 176] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 192] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 208] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 224] aesenclast xmm0, xmm2 pxor xmm2, xmm2 pshufb xmm0, xmm4 mov rcx, rdx movdqu xmmword ptr [rcx + 32], xmm0 movdqu xmm0, xmm6 mov rax, r12 movdqu xmm1, xmmword ptr [rcx + 32] movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 0], xmm1 movdqu xmm1, xmm6 movdqu xmm2, xmm6 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm6, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm5, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 pclmulqdq xmm1, xmm2, 17 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pxor xmm1, xmm5 pxor xmm1, xmm6 movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 16], xmm1 movdqu xmm2, xmm6 movdqu xmm1, xmmword ptr [rcx + 32] movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm6, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm5, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 pclmulqdq xmm1, xmm2, 17 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pxor xmm1, xmm5 pxor xmm1, xmm6 movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 48], xmm1 movdqu xmm2, xmm6 movdqu xmm1, xmmword ptr [rcx + 32] movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm6, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm5, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 pclmulqdq xmm1, xmm2, 17 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pxor xmm1, xmm5 pxor xmm1, xmm6 movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 64], xmm1 movdqu xmm2, xmm6 movdqu xmm1, xmmword ptr [rcx + 32] movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm6, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm5, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 pclmulqdq xmm1, xmm2, 17 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pxor xmm1, xmm5 pxor xmm1, xmm6 movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 96], xmm1 movdqu xmm2, xmm6 movdqu xmm1, xmmword ptr [rcx + 32] movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm6, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 movdqu xmm5, xmm1 pclmulqdq xmm1, xmm2, 16 movdqu xmm3, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 1 movdqu xmm4, xmm1 movdqu xmm1, xmm5 pclmulqdq xmm1, xmm2, 0 pclmulqdq xmm5, xmm2, 17 movdqu xmm2, xmm5 movdqu xmm5, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm4 mov r12, 0 pinsrd xmm1, r12d, 0 pshufd xmm1, xmm1, 14 pxor xmm2, xmm1 movdqu xmm1, xmm3 mov r12, 0 pinsrd xmm1, r12d, 3 pshufd xmm1, xmm1, 79 mov r12, 0 pinsrd xmm4, r12d, 3 pshufd xmm4, xmm4, 79 pxor xmm1, xmm4 pxor xmm1, xmm5 movdqu xmm3, xmm1 psrld xmm3, 31 movdqu xmm4, xmm2 psrld xmm4, 31 pslld xmm1, 1 pslld xmm2, 1 vpslldq xmm5, xmm3, 4 vpslldq xmm4, xmm4, 4 mov r12, 0 pinsrd xmm3, r12d, 0 pshufd xmm3, xmm3, 3 pxor xmm3, xmm4 pxor xmm1, xmm5 pxor xmm2, xmm3 movdqu xmm5, xmm2 pxor xmm2, xmm2 mov r12, 3774873600 pinsrd xmm2, r12d, 3 pclmulqdq xmm1, xmm2, 17 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pxor xmm1, xmm5 pxor xmm1, xmm6 movdqu xmm6, xmm1 movdqu xmm3, xmm1 pxor xmm4, xmm4 pxor xmm5, xmm5 mov r12, 3254779904 pinsrd xmm4, r12d, 3 mov r12, 1 pinsrd xmm4, r12d, 0 mov r12, 2147483648 pinsrd xmm5, r12d, 3 movdqu xmm1, xmm3 movdqu xmm2, xmm1 psrld xmm2, 31 pslld xmm1, 1 vpslldq xmm2, xmm2, 4 pxor xmm1, xmm2 pand xmm3, xmm5 pcmpeqd xmm3, xmm5 pshufd xmm3, xmm3, 255 pand xmm3, xmm4 vpxor xmm1, xmm1, xmm3 movdqu xmmword ptr [rcx + 112], xmm1 movdqu xmm6, xmm0 mov r12, rax ret aes256_keyhash_init endp ALIGN 16 gctr128_bytes proc push r15 push r14 push r13 push r12 push rsi push rdi push rbp push rbx pextrq rax, xmm15, 0 push rax pextrq rax, xmm15, 1 push rax pextrq rax, xmm14, 0 push rax pextrq rax, xmm14, 1 push rax pextrq rax, xmm13, 0 push rax pextrq rax, xmm13, 1 push rax pextrq rax, xmm12, 0 push rax pextrq rax, xmm12, 1 push rax pextrq rax, xmm11, 0 push rax pextrq rax, xmm11, 1 push rax pextrq rax, xmm10, 0 push rax pextrq rax, xmm10, 1 push rax pextrq rax, xmm9, 0 push rax pextrq rax, xmm9, 1 push rax pextrq rax, xmm8, 0 push rax pextrq rax, xmm8, 1 push rax pextrq rax, xmm7, 0 push rax pextrq rax, xmm7, 1 push rax pextrq rax, xmm6, 0 push rax pextrq rax, xmm6, 1 push rax mov rax, qword ptr [rsp + 272] movdqu xmm7, xmmword ptr [rax + 0] mov rax, rcx mov rbx, r8 mov rsi, rdx mov r13, r9 mov r8, qword ptr [rsp + 264] mov rcx, qword ptr [rsp + 280] mov rbp, rcx imul rbp, 16 mov r12, 579005069656919567 pinsrq xmm8, r12, 0 mov r12, 283686952306183 pinsrq xmm8, r12, 1 mov rdx, rcx shr rdx, 2 and rcx, 3 cmp rdx, 0 jbe L0 mov r9, rax mov r10, rbx pshufb xmm7, xmm8 movdqu xmm9, xmm7 mov rax, 579005069656919567 pinsrq xmm0, rax, 0 mov rax, 579005069656919567 pinsrq xmm0, rax, 1 pshufb xmm9, xmm0 movdqu xmm10, xmm9 pxor xmm3, xmm3 mov rax, 1 pinsrd xmm3, eax, 2 paddd xmm9, xmm3 mov rax, 3 pinsrd xmm3, eax, 2 mov rax, 2 pinsrd xmm3, eax, 0 paddd xmm10, xmm3 pshufb xmm9, xmm8 pshufb xmm10, xmm8 pextrq rdi, xmm7, 0 mov rax, 283686952306183 pinsrq xmm0, rax, 0 mov rax, 579005069656919567 pinsrq xmm0, rax, 1 pxor xmm15, xmm15 mov rax, 4 pinsrd xmm15, eax, 0 mov rax, 4 pinsrd xmm15, eax, 2 jmp L3 ALIGN 16 L2: pinsrq xmm2, rdi, 0 pinsrq xmm12, rdi, 0 pinsrq xmm13, rdi, 0 pinsrq xmm14, rdi, 0 shufpd xmm2, xmm9, 2 shufpd xmm12, xmm9, 0 shufpd xmm13, xmm10, 2 shufpd xmm14, xmm10, 0 pshufb xmm9, xmm0 pshufb xmm10, xmm0 movdqu xmm3, xmmword ptr [r8 + 0] movdqu xmm4, xmmword ptr [r8 + 16] movdqu xmm5, xmmword ptr [r8 + 32] movdqu xmm6, xmmword ptr [r8 + 48] paddd xmm9, xmm15 paddd xmm10, xmm15 pxor xmm2, xmm3 pxor xmm12, xmm3 pxor xmm13, xmm3 pxor xmm14, xmm3 pshufb xmm9, xmm0 pshufb xmm10, xmm0 aesenc xmm2, xmm4 aesenc xmm12, xmm4 aesenc xmm13, xmm4 aesenc xmm14, xmm4 aesenc xmm2, xmm5 aesenc xmm12, xmm5 aesenc xmm13, xmm5 aesenc xmm14, xmm5 aesenc xmm2, xmm6 aesenc xmm12, xmm6 aesenc xmm13, xmm6 aesenc xmm14, xmm6 movdqu xmm3, xmmword ptr [r8 + 64] movdqu xmm4, xmmword ptr [r8 + 80] movdqu xmm5, xmmword ptr [r8 + 96] movdqu xmm6, xmmword ptr [r8 + 112] aesenc xmm2, xmm3 aesenc xmm12, xmm3 aesenc xmm13, xmm3 aesenc xmm14, xmm3 aesenc xmm2, xmm4 aesenc xmm12, xmm4 aesenc xmm13, xmm4 aesenc xmm14, xmm4 aesenc xmm2, xmm5 aesenc xmm12, xmm5 aesenc xmm13, xmm5 aesenc xmm14, xmm5 aesenc xmm2, xmm6 aesenc xmm12, xmm6 aesenc xmm13, xmm6 aesenc xmm14, xmm6 movdqu xmm3, xmmword ptr [r8 + 128] movdqu xmm4, xmmword ptr [r8 + 144] movdqu xmm5, xmmword ptr [r8 + 160] aesenc xmm2, xmm3 aesenc xmm12, xmm3 aesenc xmm13, xmm3 aesenc xmm14, xmm3 aesenc xmm2, xmm4 aesenc xmm12, xmm4 aesenc xmm13, xmm4 aesenc xmm14, xmm4 aesenclast xmm2, xmm5 aesenclast xmm12, xmm5 aesenclast xmm13, xmm5 aesenclast xmm14, xmm5 movdqu xmm7, xmmword ptr [r9 + 0] pxor xmm2, xmm7 movdqu xmm7, xmmword ptr [r9 + 16] pxor xmm12, xmm7 movdqu xmm7, xmmword ptr [r9 + 32] pxor xmm13, xmm7 movdqu xmm7, xmmword ptr [r9 + 48] pxor xmm14, xmm7 movdqu xmmword ptr [r10 + 0], xmm2 movdqu xmmword ptr [r10 + 16], xmm12 movdqu xmmword ptr [r10 + 32], xmm13 movdqu xmmword ptr [r10 + 48], xmm14 sub rdx, 1 add r9, 64 add r10, 64 ALIGN 16 L3: cmp rdx, 0 ja L2 movdqu xmm7, xmm9 pinsrq xmm7, rdi, 0 pshufb xmm7, xmm8 mov rax, r9 mov rbx, r10 jmp L1 L0: L1: mov rdx, 0 mov r9, rax mov r10, rbx pxor xmm4, xmm4 mov r12, 1 pinsrd xmm4, r12d, 0 jmp L5 ALIGN 16 L4: movdqu xmm0, xmm7 pshufb xmm0, xmm8 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenclast xmm0, xmm2 pxor xmm2, xmm2 movdqu xmm2, xmmword ptr [r9 + 0] pxor xmm2, xmm0 movdqu xmmword ptr [r10 + 0], xmm2 add rdx, 1 add r9, 16 add r10, 16 paddd xmm7, xmm4 ALIGN 16 L5: cmp rdx, rcx jne L4 cmp rsi, rbp jbe L6 movdqu xmm1, xmmword ptr [r13 + 0] movdqu xmm0, xmm7 mov r12, 579005069656919567 pinsrq xmm2, r12, 0 mov r12, 283686952306183 pinsrq xmm2, r12, 1 pshufb xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenclast xmm0, xmm2 pxor xmm2, xmm2 pxor xmm1, xmm0 movdqu xmmword ptr [r13 + 0], xmm1 jmp L7 L6: L7: pop rax pinsrq xmm6, rax, 1 pop rax pinsrq xmm6, rax, 0 pop rax pinsrq xmm7, rax, 1 pop rax pinsrq xmm7, rax, 0 pop rax pinsrq xmm8, rax, 1 pop rax pinsrq xmm8, rax, 0 pop rax pinsrq xmm9, rax, 1 pop rax pinsrq xmm9, rax, 0 pop rax pinsrq xmm10, rax, 1 pop rax pinsrq xmm10, rax, 0 pop rax pinsrq xmm11, rax, 1 pop rax pinsrq xmm11, rax, 0 pop rax pinsrq xmm12, rax, 1 pop rax pinsrq xmm12, rax, 0 pop rax pinsrq xmm13, rax, 1 pop rax pinsrq xmm13, rax, 0 pop rax pinsrq xmm14, rax, 1 pop rax pinsrq xmm14, rax, 0 pop rax pinsrq xmm15, rax, 1 pop rax pinsrq xmm15, rax, 0 pop rbx pop rbp pop rdi pop rsi pop r12 pop r13 pop r14 pop r15 ret gctr128_bytes endp ALIGN 16 gctr256_bytes proc push r15 push r14 push r13 push r12 push rsi push rdi push rbp push rbx pextrq rax, xmm15, 0 push rax pextrq rax, xmm15, 1 push rax pextrq rax, xmm14, 0 push rax pextrq rax, xmm14, 1 push rax pextrq rax, xmm13, 0 push rax pextrq rax, xmm13, 1 push rax pextrq rax, xmm12, 0 push rax pextrq rax, xmm12, 1 push rax pextrq rax, xmm11, 0 push rax pextrq rax, xmm11, 1 push rax pextrq rax, xmm10, 0 push rax pextrq rax, xmm10, 1 push rax pextrq rax, xmm9, 0 push rax pextrq rax, xmm9, 1 push rax pextrq rax, xmm8, 0 push rax pextrq rax, xmm8, 1 push rax pextrq rax, xmm7, 0 push rax pextrq rax, xmm7, 1 push rax pextrq rax, xmm6, 0 push rax pextrq rax, xmm6, 1 push rax mov rax, qword ptr [rsp + 272] movdqu xmm7, xmmword ptr [rax + 0] mov rax, rcx mov rbx, r8 mov rsi, rdx mov r13, r9 mov r8, qword ptr [rsp + 264] mov rcx, qword ptr [rsp + 280] mov rbp, rcx imul rbp, 16 mov r12, 579005069656919567 pinsrq xmm8, r12, 0 mov r12, 283686952306183 pinsrq xmm8, r12, 1 mov rdx, rcx shr rdx, 2 and rcx, 3 cmp rdx, 0 jbe L8 mov r9, rax mov r10, rbx pshufb xmm7, xmm8 movdqu xmm9, xmm7 mov rax, 579005069656919567 pinsrq xmm0, rax, 0 mov rax, 579005069656919567 pinsrq xmm0, rax, 1 pshufb xmm9, xmm0 movdqu xmm10, xmm9 pxor xmm3, xmm3 mov rax, 1 pinsrd xmm3, eax, 2 paddd xmm9, xmm3 mov rax, 3 pinsrd xmm3, eax, 2 mov rax, 2 pinsrd xmm3, eax, 0 paddd xmm10, xmm3 pshufb xmm9, xmm8 pshufb xmm10, xmm8 pextrq rdi, xmm7, 0 mov rax, 283686952306183 pinsrq xmm0, rax, 0 mov rax, 579005069656919567 pinsrq xmm0, rax, 1 pxor xmm15, xmm15 mov rax, 4 pinsrd xmm15, eax, 0 mov rax, 4 pinsrd xmm15, eax, 2 jmp L11 ALIGN 16 L10: pinsrq xmm2, rdi, 0 pinsrq xmm12, rdi, 0 pinsrq xmm13, rdi, 0 pinsrq xmm14, rdi, 0 shufpd xmm2, xmm9, 2 shufpd xmm12, xmm9, 0 shufpd xmm13, xmm10, 2 shufpd xmm14, xmm10, 0 pshufb xmm9, xmm0 pshufb xmm10, xmm0 movdqu xmm3, xmmword ptr [r8 + 0] movdqu xmm4, xmmword ptr [r8 + 16] movdqu xmm5, xmmword ptr [r8 + 32] movdqu xmm6, xmmword ptr [r8 + 48] paddd xmm9, xmm15 paddd xmm10, xmm15 pxor xmm2, xmm3 pxor xmm12, xmm3 pxor xmm13, xmm3 pxor xmm14, xmm3 pshufb xmm9, xmm0 pshufb xmm10, xmm0 aesenc xmm2, xmm4 aesenc xmm12, xmm4 aesenc xmm13, xmm4 aesenc xmm14, xmm4 aesenc xmm2, xmm5 aesenc xmm12, xmm5 aesenc xmm13, xmm5 aesenc xmm14, xmm5 aesenc xmm2, xmm6 aesenc xmm12, xmm6 aesenc xmm13, xmm6 aesenc xmm14, xmm6 movdqu xmm3, xmmword ptr [r8 + 64] movdqu xmm4, xmmword ptr [r8 + 80] movdqu xmm5, xmmword ptr [r8 + 96] movdqu xmm6, xmmword ptr [r8 + 112] aesenc xmm2, xmm3 aesenc xmm12, xmm3 aesenc xmm13, xmm3 aesenc xmm14, xmm3 aesenc xmm2, xmm4 aesenc xmm12, xmm4 aesenc xmm13, xmm4 aesenc xmm14, xmm4 aesenc xmm2, xmm5 aesenc xmm12, xmm5 aesenc xmm13, xmm5 aesenc xmm14, xmm5 aesenc xmm2, xmm6 aesenc xmm12, xmm6 aesenc xmm13, xmm6 aesenc xmm14, xmm6 movdqu xmm3, xmmword ptr [r8 + 128] movdqu xmm4, xmmword ptr [r8 + 144] movdqu xmm5, xmmword ptr [r8 + 160] aesenc xmm2, xmm3 aesenc xmm12, xmm3 aesenc xmm13, xmm3 aesenc xmm14, xmm3 aesenc xmm2, xmm4 aesenc xmm12, xmm4 aesenc xmm13, xmm4 aesenc xmm14, xmm4 movdqu xmm3, xmm5 movdqu xmm4, xmmword ptr [r8 + 176] movdqu xmm5, xmmword ptr [r8 + 192] movdqu xmm6, xmmword ptr [r8 + 208] aesenc xmm2, xmm3 aesenc xmm12, xmm3 aesenc xmm13, xmm3 aesenc xmm14, xmm3 aesenc xmm2, xmm4 aesenc xmm12, xmm4 aesenc xmm13, xmm4 aesenc xmm14, xmm4 aesenc xmm2, xmm5 aesenc xmm12, xmm5 aesenc xmm13, xmm5 aesenc xmm14, xmm5 aesenc xmm2, xmm6 aesenc xmm12, xmm6 aesenc xmm13, xmm6 aesenc xmm14, xmm6 movdqu xmm5, xmmword ptr [r8 + 224] aesenclast xmm2, xmm5 aesenclast xmm12, xmm5 aesenclast xmm13, xmm5 aesenclast xmm14, xmm5 movdqu xmm7, xmmword ptr [r9 + 0] pxor xmm2, xmm7 movdqu xmm7, xmmword ptr [r9 + 16] pxor xmm12, xmm7 movdqu xmm7, xmmword ptr [r9 + 32] pxor xmm13, xmm7 movdqu xmm7, xmmword ptr [r9 + 48] pxor xmm14, xmm7 movdqu xmmword ptr [r10 + 0], xmm2 movdqu xmmword ptr [r10 + 16], xmm12 movdqu xmmword ptr [r10 + 32], xmm13 movdqu xmmword ptr [r10 + 48], xmm14 sub rdx, 1 add r9, 64 add r10, 64 ALIGN 16 L11: cmp rdx, 0 ja L10 movdqu xmm7, xmm9 pinsrq xmm7, rdi, 0 pshufb xmm7, xmm8 mov rax, r9 mov rbx, r10 jmp L9 L8: L9: mov rdx, 0 mov r9, rax mov r10, rbx pxor xmm4, xmm4 mov r12, 1 pinsrd xmm4, r12d, 0 jmp L13 ALIGN 16 L12: movdqu xmm0, xmm7 pshufb xmm0, xmm8 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 176] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 192] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 208] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 224] aesenclast xmm0, xmm2 pxor xmm2, xmm2 movdqu xmm2, xmmword ptr [r9 + 0] pxor xmm2, xmm0 movdqu xmmword ptr [r10 + 0], xmm2 add rdx, 1 add r9, 16 add r10, 16 paddd xmm7, xmm4 ALIGN 16 L13: cmp rdx, rcx jne L12 cmp rsi, rbp jbe L14 movdqu xmm1, xmmword ptr [r13 + 0] movdqu xmm0, xmm7 mov r12, 579005069656919567 pinsrq xmm2, r12, 0 mov r12, 283686952306183 pinsrq xmm2, r12, 1 pshufb xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 176] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 192] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 208] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 224] aesenclast xmm0, xmm2 pxor xmm2, xmm2 pxor xmm1, xmm0 movdqu xmmword ptr [r13 + 0], xmm1 jmp L15 L14: L15: pop rax pinsrq xmm6, rax, 1 pop rax pinsrq xmm6, rax, 0 pop rax pinsrq xmm7, rax, 1 pop rax pinsrq xmm7, rax, 0 pop rax pinsrq xmm8, rax, 1 pop rax pinsrq xmm8, rax, 0 pop rax pinsrq xmm9, rax, 1 pop rax pinsrq xmm9, rax, 0 pop rax pinsrq xmm10, rax, 1 pop rax pinsrq xmm10, rax, 0 pop rax pinsrq xmm11, rax, 1 pop rax pinsrq xmm11, rax, 0 pop rax pinsrq xmm12, rax, 1 pop rax pinsrq xmm12, rax, 0 pop rax pinsrq xmm13, rax, 1 pop rax pinsrq xmm13, rax, 0 pop rax pinsrq xmm14, rax, 1 pop rax pinsrq xmm14, rax, 0 pop rax pinsrq xmm15, rax, 1 pop rax pinsrq xmm15, rax, 0 pop rbx pop rbp pop rdi pop rsi pop r12 pop r13 pop r14 pop r15 ret gctr256_bytes endp ALIGN 16 compute_iv_stdcall proc cmp rdx, 12 jne L16 push rdi push rsi mov rdi, rcx mov rsi, rdx mov rdx, r8 mov rcx, r9 mov r8, qword ptr [rsp + 56] mov r9, qword ptr [rsp + 64] cmp rsi, 12 jne L18 movdqu xmm0, xmmword ptr [r8 + 0] mov rax, 579005069656919567 pinsrq xmm1, rax, 0 mov rax, 283686952306183 pinsrq xmm1, rax, 1 pshufb xmm0, xmm1 mov rax, 1 pinsrd xmm0, eax, 0 movdqu xmmword ptr [rcx + 0], xmm0 jmp L19 L18: mov rax, rcx add r9, 32 mov rbx, r8 mov rcx, rdx imul rcx, 16 mov r10, 579005069656919567 pinsrq xmm9, r10, 0 mov r10, 283686952306183 pinsrq xmm9, r10, 1 pxor xmm8, xmm8 mov r11, rdi jmp L21 ALIGN 16 L20: add r11, 80 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 add r11, 96 sub rdx, 6 ALIGN 16 L21: cmp rdx, 6 jae L20 cmp rdx, 0 jbe L22 mov r10, rdx sub r10, 1 imul r10, 16 add r11, r10 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 cmp rdx, 1 jne L24 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 jmp L25 L24: sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 2 je L26 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 3 je L28 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 4 je L30 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 jmp L31 L30: L31: jmp L29 L28: L29: jmp L27 L26: L27: vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 L25: pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L23 L22: L23: mov r15, rsi cmp rsi, rcx jbe L32 movdqu xmm0, xmmword ptr [rbx + 0] mov r10, rsi and r10, 15 cmp r10, 8 jae L34 mov rcx, 0 pinsrq xmm0, rcx, 1 mov rcx, r10 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 0 and rcx, r11 pinsrq xmm0, rcx, 0 jmp L35 L34: mov rcx, r10 sub rcx, 8 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 1 and rcx, r11 pinsrq xmm0, rcx, 1 L35: pshufb xmm0, xmm9 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L33 L32: L33: mov rcx, rax mov r11, 0 mov r13, rsi pxor xmm0, xmm0 mov rax, r11 imul rax, 8 pinsrq xmm0, rax, 1 mov rax, r13 imul rax, 8 pinsrq xmm0, rax, 0 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 movdqu xmmword ptr [rcx + 0], xmm8 L19: pop rsi pop rdi jmp L17 L16: push r15 push r14 push r13 push r12 push rsi push rdi push rbp push rbx pextrq rax, xmm15, 0 push rax pextrq rax, xmm15, 1 push rax pextrq rax, xmm14, 0 push rax pextrq rax, xmm14, 1 push rax pextrq rax, xmm13, 0 push rax pextrq rax, xmm13, 1 push rax pextrq rax, xmm12, 0 push rax pextrq rax, xmm12, 1 push rax pextrq rax, xmm11, 0 push rax pextrq rax, xmm11, 1 push rax pextrq rax, xmm10, 0 push rax pextrq rax, xmm10, 1 push rax pextrq rax, xmm9, 0 push rax pextrq rax, xmm9, 1 push rax pextrq rax, xmm8, 0 push rax pextrq rax, xmm8, 1 push rax pextrq rax, xmm7, 0 push rax pextrq rax, xmm7, 1 push rax pextrq rax, xmm6, 0 push rax pextrq rax, xmm6, 1 push rax mov rdi, rcx mov rsi, rdx mov rdx, r8 mov rcx, r9 mov r8, qword ptr [rsp + 264] mov r9, qword ptr [rsp + 272] cmp rsi, 12 jne L36 movdqu xmm0, xmmword ptr [r8 + 0] mov rax, 579005069656919567 pinsrq xmm1, rax, 0 mov rax, 283686952306183 pinsrq xmm1, rax, 1 pshufb xmm0, xmm1 mov rax, 1 pinsrd xmm0, eax, 0 movdqu xmmword ptr [rcx + 0], xmm0 jmp L37 L36: mov rax, rcx add r9, 32 mov rbx, r8 mov rcx, rdx imul rcx, 16 mov r10, 579005069656919567 pinsrq xmm9, r10, 0 mov r10, 283686952306183 pinsrq xmm9, r10, 1 pxor xmm8, xmm8 mov r11, rdi jmp L39 ALIGN 16 L38: add r11, 80 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 add r11, 96 sub rdx, 6 ALIGN 16 L39: cmp rdx, 6 jae L38 cmp rdx, 0 jbe L40 mov r10, rdx sub r10, 1 imul r10, 16 add r11, r10 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 cmp rdx, 1 jne L42 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 jmp L43 L42: sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 2 je L44 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 3 je L46 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 4 je L48 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 jmp L49 L48: L49: jmp L47 L46: L47: jmp L45 L44: L45: vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 L43: pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L41 L40: L41: mov r15, rsi cmp rsi, rcx jbe L50 movdqu xmm0, xmmword ptr [rbx + 0] mov r10, rsi and r10, 15 cmp r10, 8 jae L52 mov rcx, 0 pinsrq xmm0, rcx, 1 mov rcx, r10 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 0 and rcx, r11 pinsrq xmm0, rcx, 0 jmp L53 L52: mov rcx, r10 sub rcx, 8 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 1 and rcx, r11 pinsrq xmm0, rcx, 1 L53: pshufb xmm0, xmm9 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L51 L50: L51: mov rcx, rax mov r11, 0 mov r13, rsi pxor xmm0, xmm0 mov rax, r11 imul rax, 8 pinsrq xmm0, rax, 1 mov rax, r13 imul rax, 8 pinsrq xmm0, rax, 0 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 movdqu xmmword ptr [rcx + 0], xmm8 L37: pop rax pinsrq xmm6, rax, 1 pop rax pinsrq xmm6, rax, 0 pop rax pinsrq xmm7, rax, 1 pop rax pinsrq xmm7, rax, 0 pop rax pinsrq xmm8, rax, 1 pop rax pinsrq xmm8, rax, 0 pop rax pinsrq xmm9, rax, 1 pop rax pinsrq xmm9, rax, 0 pop rax pinsrq xmm10, rax, 1 pop rax pinsrq xmm10, rax, 0 pop rax pinsrq xmm11, rax, 1 pop rax pinsrq xmm11, rax, 0 pop rax pinsrq xmm12, rax, 1 pop rax pinsrq xmm12, rax, 0 pop rax pinsrq xmm13, rax, 1 pop rax pinsrq xmm13, rax, 0 pop rax pinsrq xmm14, rax, 1 pop rax pinsrq xmm14, rax, 0 pop rax pinsrq xmm15, rax, 1 pop rax pinsrq xmm15, rax, 0 pop rbx pop rbp pop rdi pop rsi pop r12 pop r13 pop r14 pop r15 L17: ret compute_iv_stdcall endp ALIGN 16 gcm128_encrypt_opt proc push r15 push r14 push r13 push r12 push rsi push rdi push rbp push rbx pextrq rax, xmm15, 0 push rax pextrq rax, xmm15, 1 push rax pextrq rax, xmm14, 0 push rax pextrq rax, xmm14, 1 push rax pextrq rax, xmm13, 0 push rax pextrq rax, xmm13, 1 push rax pextrq rax, xmm12, 0 push rax pextrq rax, xmm12, 1 push rax pextrq rax, xmm11, 0 push rax pextrq rax, xmm11, 1 push rax pextrq rax, xmm10, 0 push rax pextrq rax, xmm10, 1 push rax pextrq rax, xmm9, 0 push rax pextrq rax, xmm9, 1 push rax pextrq rax, xmm8, 0 push rax pextrq rax, xmm8, 1 push rax pextrq rax, xmm7, 0 push rax pextrq rax, xmm7, 1 push rax pextrq rax, xmm6, 0 push rax pextrq rax, xmm6, 1 push rax mov rdi, rcx mov rsi, rdx mov rdx, r8 mov rcx, r9 mov r8, qword ptr [rsp + 264] mov r9, qword ptr [rsp + 272] mov rbp, qword ptr [rsp + 352] mov r13, rcx lea r9, qword ptr [r9 + 32] mov rbx, qword ptr [rsp + 280] mov rcx, rdx imul rcx, 16 mov r10, 579005069656919567 pinsrq xmm9, r10, 0 mov r10, 283686952306183 pinsrq xmm9, r10, 1 pxor xmm8, xmm8 mov r11, rdi jmp L55 ALIGN 16 L54: add r11, 80 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 add r11, 96 sub rdx, 6 ALIGN 16 L55: cmp rdx, 6 jae L54 cmp rdx, 0 jbe L56 mov r10, rdx sub r10, 1 imul r10, 16 add r11, r10 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 cmp rdx, 1 jne L58 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 jmp L59 L58: sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 2 je L60 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 3 je L62 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 4 je L64 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 jmp L65 L64: L65: jmp L63 L62: L63: jmp L61 L60: L61: vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 L59: pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L57 L56: L57: mov r15, rsi cmp rsi, rcx jbe L66 movdqu xmm0, xmmword ptr [rbx + 0] mov r10, rsi and r10, 15 cmp r10, 8 jae L68 mov rcx, 0 pinsrq xmm0, rcx, 1 mov rcx, r10 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 0 and rcx, r11 pinsrq xmm0, rcx, 0 jmp L69 L68: mov rcx, r10 sub rcx, 8 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 1 and rcx, r11 pinsrq xmm0, rcx, 1 L69: pshufb xmm0, xmm9 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L67 L66: L67: mov rdi, qword ptr [rsp + 288] mov rsi, qword ptr [rsp + 296] mov rdx, qword ptr [rsp + 304] mov rcx, r13 movdqu xmm0, xmm9 movdqu xmm1, xmmword ptr [r8 + 0] movdqu xmmword ptr [rbp + 0], xmm1 pxor xmm10, xmm10 mov r11, 1 pinsrq xmm10, r11, 0 vpaddd xmm1, xmm1, xmm10 cmp rdx, 0 jne L70 vpshufb xmm1, xmm1, xmm0 movdqu xmmword ptr [rbp + 32], xmm1 jmp L71 L70: movdqu xmmword ptr [rbp + 32], xmm8 add rcx, 128 pextrq rbx, xmm1, 0 and rbx, 255 vpshufb xmm1, xmm1, xmm0 lea r14, qword ptr [rsi + 96] movdqu xmm4, xmmword ptr [rcx + -128] pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 movdqu xmm15, xmmword ptr [rcx + -112] mov r12, rcx sub r12, 96 vpxor xmm9, xmm1, xmm4 add rbx, 6 cmp rbx, 256 jae L72 vpaddd xmm10, xmm1, xmm2 vpaddd xmm11, xmm10, xmm2 vpxor xmm10, xmm10, xmm4 vpaddd xmm12, xmm11, xmm2 vpxor xmm11, xmm11, xmm4 vpaddd xmm13, xmm12, xmm2 vpxor xmm12, xmm12, xmm4 vpaddd xmm14, xmm13, xmm2 vpxor xmm13, xmm13, xmm4 vpaddd xmm1, xmm14, xmm2 vpxor xmm14, xmm14, xmm4 jmp L73 L72: sub rbx, 256 vpshufb xmm6, xmm1, xmm0 pxor xmm5, xmm5 mov r11, 1 pinsrq xmm5, r11, 0 vpaddd xmm10, xmm6, xmm5 pxor xmm5, xmm5 mov r11, 2 pinsrq xmm5, r11, 0 vpaddd xmm11, xmm6, xmm5 vpaddd xmm12, xmm10, xmm5 vpshufb xmm10, xmm10, xmm0 vpaddd xmm13, xmm11, xmm5 vpshufb xmm11, xmm11, xmm0 vpxor xmm10, xmm10, xmm4 vpaddd xmm14, xmm12, xmm5 vpshufb xmm12, xmm12, xmm0 vpxor xmm11, xmm11, xmm4 vpaddd xmm1, xmm13, xmm5 vpshufb xmm13, xmm13, xmm0 vpxor xmm12, xmm12, xmm4 vpshufb xmm14, xmm14, xmm0 vpxor xmm13, xmm13, xmm4 vpshufb xmm1, xmm1, xmm0 vpxor xmm14, xmm14, xmm4 L73: vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -96] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -80] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -64] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -48] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -32] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -16] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 0] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 16] movdqu xmm3, xmmword ptr [rcx + 32] vaesenc xmm9, xmm9, xmm15 vpxor xmm4, xmm3, xmmword ptr [rdi + 0] vaesenc xmm10, xmm10, xmm15 vpxor xmm5, xmm3, xmmword ptr [rdi + 16] vaesenc xmm11, xmm11, xmm15 vpxor xmm6, xmm3, xmmword ptr [rdi + 32] vaesenc xmm12, xmm12, xmm15 vpxor xmm8, xmm3, xmmword ptr [rdi + 48] vaesenc xmm13, xmm13, xmm15 vpxor xmm2, xmm3, xmmword ptr [rdi + 64] vaesenc xmm14, xmm14, xmm15 vpxor xmm3, xmm3, xmmword ptr [rdi + 80] lea rdi, qword ptr [rdi + 96] vaesenclast xmm9, xmm9, xmm4 vaesenclast xmm10, xmm10, xmm5 vaesenclast xmm11, xmm11, xmm6 vaesenclast xmm12, xmm12, xmm8 vaesenclast xmm13, xmm13, xmm2 vaesenclast xmm14, xmm14, xmm3 movdqu xmmword ptr [rsi + 0], xmm9 movdqu xmmword ptr [rsi + 16], xmm10 movdqu xmmword ptr [rsi + 32], xmm11 movdqu xmmword ptr [rsi + 48], xmm12 movdqu xmmword ptr [rsi + 64], xmm13 movdqu xmmword ptr [rsi + 80], xmm14 lea rsi, qword ptr [rsi + 96] vpshufb xmm8, xmm9, xmm0 vpshufb xmm2, xmm10, xmm0 movdqu xmmword ptr [rbp + 112], xmm8 vpshufb xmm4, xmm11, xmm0 movdqu xmmword ptr [rbp + 96], xmm2 vpshufb xmm5, xmm12, xmm0 movdqu xmmword ptr [rbp + 80], xmm4 vpshufb xmm6, xmm13, xmm0 movdqu xmmword ptr [rbp + 64], xmm5 vpshufb xmm7, xmm14, xmm0 movdqu xmmword ptr [rbp + 48], xmm6 movdqu xmm4, xmmword ptr [rcx + -128] pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 movdqu xmm15, xmmword ptr [rcx + -112] mov r12, rcx sub r12, 96 vpxor xmm9, xmm1, xmm4 add rbx, 6 cmp rbx, 256 jae L74 vpaddd xmm10, xmm1, xmm2 vpaddd xmm11, xmm10, xmm2 vpxor xmm10, xmm10, xmm4 vpaddd xmm12, xmm11, xmm2 vpxor xmm11, xmm11, xmm4 vpaddd xmm13, xmm12, xmm2 vpxor xmm12, xmm12, xmm4 vpaddd xmm14, xmm13, xmm2 vpxor xmm13, xmm13, xmm4 vpaddd xmm1, xmm14, xmm2 vpxor xmm14, xmm14, xmm4 jmp L75 L74: sub rbx, 256 vpshufb xmm6, xmm1, xmm0 pxor xmm5, xmm5 mov r11, 1 pinsrq xmm5, r11, 0 vpaddd xmm10, xmm6, xmm5 pxor xmm5, xmm5 mov r11, 2 pinsrq xmm5, r11, 0 vpaddd xmm11, xmm6, xmm5 vpaddd xmm12, xmm10, xmm5 vpshufb xmm10, xmm10, xmm0 vpaddd xmm13, xmm11, xmm5 vpshufb xmm11, xmm11, xmm0 vpxor xmm10, xmm10, xmm4 vpaddd xmm14, xmm12, xmm5 vpshufb xmm12, xmm12, xmm0 vpxor xmm11, xmm11, xmm4 vpaddd xmm1, xmm13, xmm5 vpshufb xmm13, xmm13, xmm0 vpxor xmm12, xmm12, xmm4 vpshufb xmm14, xmm14, xmm0 vpxor xmm13, xmm13, xmm4 vpshufb xmm1, xmm1, xmm0 vpxor xmm14, xmm14, xmm4 L75: vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -96] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -80] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -64] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -48] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -32] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -16] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 0] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 16] movdqu xmm3, xmmword ptr [rcx + 32] vaesenc xmm9, xmm9, xmm15 vpxor xmm4, xmm3, xmmword ptr [rdi + 0] vaesenc xmm10, xmm10, xmm15 vpxor xmm5, xmm3, xmmword ptr [rdi + 16] vaesenc xmm11, xmm11, xmm15 vpxor xmm6, xmm3, xmmword ptr [rdi + 32] vaesenc xmm12, xmm12, xmm15 vpxor xmm8, xmm3, xmmword ptr [rdi + 48] vaesenc xmm13, xmm13, xmm15 vpxor xmm2, xmm3, xmmword ptr [rdi + 64] vaesenc xmm14, xmm14, xmm15 vpxor xmm3, xmm3, xmmword ptr [rdi + 80] lea rdi, qword ptr [rdi + 96] vaesenclast xmm9, xmm9, xmm4 vaesenclast xmm10, xmm10, xmm5 vaesenclast xmm11, xmm11, xmm6 vaesenclast xmm12, xmm12, xmm8 vaesenclast xmm13, xmm13, xmm2 vaesenclast xmm14, xmm14, xmm3 movdqu xmmword ptr [rsi + 0], xmm9 movdqu xmmword ptr [rsi + 16], xmm10 movdqu xmmword ptr [rsi + 32], xmm11 movdqu xmmword ptr [rsi + 48], xmm12 movdqu xmmword ptr [rsi + 64], xmm13 movdqu xmmword ptr [rsi + 80], xmm14 lea rsi, qword ptr [rsi + 96] sub rdx, 12 movdqu xmm8, xmmword ptr [rbp + 32] pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 vpxor xmm4, xmm4, xmm4 movdqu xmm15, xmmword ptr [rcx + -128] vpaddd xmm10, xmm1, xmm2 vpaddd xmm11, xmm10, xmm2 vpaddd xmm12, xmm11, xmm2 vpaddd xmm13, xmm12, xmm2 vpaddd xmm14, xmm13, xmm2 vpxor xmm9, xmm1, xmm15 movdqu xmmword ptr [rbp + 16], xmm4 jmp L77 ALIGN 16 L76: add rbx, 6 cmp rbx, 256 jb L78 mov r11, 579005069656919567 pinsrq xmm0, r11, 0 mov r11, 283686952306183 pinsrq xmm0, r11, 1 vpshufb xmm6, xmm1, xmm0 pxor xmm5, xmm5 mov r11, 1 pinsrq xmm5, r11, 0 vpaddd xmm10, xmm6, xmm5 pxor xmm5, xmm5 mov r11, 2 pinsrq xmm5, r11, 0 vpaddd xmm11, xmm6, xmm5 movdqu xmm3, xmmword ptr [r9 + -32] vpaddd xmm12, xmm10, xmm5 vpshufb xmm10, xmm10, xmm0 vpaddd xmm13, xmm11, xmm5 vpshufb xmm11, xmm11, xmm0 vpxor xmm10, xmm10, xmm15 vpaddd xmm14, xmm12, xmm5 vpshufb xmm12, xmm12, xmm0 vpxor xmm11, xmm11, xmm15 vpaddd xmm1, xmm13, xmm5 vpshufb xmm13, xmm13, xmm0 vpshufb xmm14, xmm14, xmm0 vpshufb xmm1, xmm1, xmm0 sub rbx, 256 jmp L79 L78: movdqu xmm3, xmmword ptr [r9 + -32] vpaddd xmm1, xmm2, xmm14 vpxor xmm10, xmm10, xmm15 vpxor xmm11, xmm11, xmm15 L79: movdqu xmmword ptr [rbp + 128], xmm1 vpclmulqdq xmm5, xmm7, xmm3, 16 vpxor xmm12, xmm12, xmm15 movdqu xmm2, xmmword ptr [rcx + -112] vpclmulqdq xmm6, xmm7, xmm3, 1 vaesenc xmm9, xmm9, xmm2 movdqu xmm0, xmmword ptr [rbp + 48] vpxor xmm13, xmm13, xmm15 vpclmulqdq xmm1, xmm7, xmm3, 0 vaesenc xmm10, xmm10, xmm2 vpxor xmm14, xmm14, xmm15 vpclmulqdq xmm7, xmm7, xmm3, 17 vaesenc xmm11, xmm11, xmm2 movdqu xmm3, xmmword ptr [r9 + -16] vaesenc xmm12, xmm12, xmm2 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm3, 0 vpxor xmm8, xmm8, xmm4 vaesenc xmm13, xmm13, xmm2 vpxor xmm4, xmm1, xmm5 vpclmulqdq xmm1, xmm0, xmm3, 16 vaesenc xmm14, xmm14, xmm2 movdqu xmm15, xmmword ptr [rcx + -96] vpclmulqdq xmm2, xmm0, xmm3, 1 vaesenc xmm9, xmm9, xmm15 vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpclmulqdq xmm3, xmm0, xmm3, 17 movdqu xmm0, xmmword ptr [rbp + 64] vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 88] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 80] vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 32], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 40], r12 movdqu xmm5, xmmword ptr [r9 + 16] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -80] vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm0, xmm5, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm5, 16 vaesenc xmm10, xmm10, xmm15 vpxor xmm7, xmm7, xmm3 vpclmulqdq xmm3, xmm0, xmm5, 1 vaesenc xmm11, xmm11, xmm15 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [rbp + 80] vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -64] vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm1, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm1, 16 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 72] vpxor xmm7, xmm7, xmm5 vpclmulqdq xmm5, xmm0, xmm1, 1 vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 64] vpclmulqdq xmm1, xmm0, xmm1, 17 movdqu xmm0, xmmword ptr [rbp + 96] vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 48], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 56], r12 vpxor xmm4, xmm4, xmm2 movdqu xmm2, xmmword ptr [r9 + 64] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -48] vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm2, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm2, 16 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 56] vpxor xmm7, xmm7, xmm1 vpclmulqdq xmm1, xmm0, xmm2, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 112] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 48] vpclmulqdq xmm2, xmm0, xmm2, 17 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 64], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 72], r12 vpxor xmm4, xmm4, xmm3 movdqu xmm3, xmmword ptr [r9 + 80] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -32] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm8, xmm3, 16 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm8, xmm3, 1 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 40] vpxor xmm7, xmm7, xmm2 vpclmulqdq xmm2, xmm8, xmm3, 0 vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 32] vpclmulqdq xmm8, xmm8, xmm3, 17 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 80], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 88], r12 vpxor xmm6, xmm6, xmm5 vaesenc xmm14, xmm14, xmm15 vpxor xmm6, xmm6, xmm1 movdqu xmm15, xmmword ptr [rcx + -16] vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm2 pxor xmm3, xmm3 mov r11, 13979173243358019584 pinsrq xmm3, r11, 1 vaesenc xmm9, xmm9, xmm15 vpxor xmm7, xmm7, xmm8 vaesenc xmm10, xmm10, xmm15 vpxor xmm4, xmm4, xmm5 movbe r13, qword ptr [r14 + 24] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 16] vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 mov qword ptr [rbp + 96], r13 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 104], r12 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm1, xmmword ptr [rcx + 0] vaesenc xmm9, xmm9, xmm1 movdqu xmm15, xmmword ptr [rcx + 16] vaesenc xmm10, xmm10, xmm1 vpsrldq xmm6, xmm6, 8 vaesenc xmm11, xmm11, xmm1 vpxor xmm7, xmm7, xmm6 vaesenc xmm12, xmm12, xmm1 vpxor xmm4, xmm4, xmm0 movbe r13, qword ptr [r14 + 8] vaesenc xmm13, xmm13, xmm1 movbe r12, qword ptr [r14 + 0] vaesenc xmm14, xmm14, xmm1 movdqu xmm1, xmmword ptr [rcx + 32] vaesenc xmm9, xmm9, xmm15 movdqu xmmword ptr [rbp + 16], xmm7 vpalignr xmm8, xmm4, xmm4, 8 vaesenc xmm10, xmm10, xmm15 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm2, xmm1, xmmword ptr [rdi + 0] vaesenc xmm11, xmm11, xmm15 vpxor xmm0, xmm1, xmmword ptr [rdi + 16] vaesenc xmm12, xmm12, xmm15 vpxor xmm5, xmm1, xmmword ptr [rdi + 32] vaesenc xmm13, xmm13, xmm15 vpxor xmm6, xmm1, xmmword ptr [rdi + 48] vaesenc xmm14, xmm14, xmm15 vpxor xmm7, xmm1, xmmword ptr [rdi + 64] vpxor xmm3, xmm1, xmmword ptr [rdi + 80] movdqu xmm1, xmmword ptr [rbp + 128] vaesenclast xmm9, xmm9, xmm2 pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 vaesenclast xmm10, xmm10, xmm0 vpaddd xmm0, xmm1, xmm2 mov qword ptr [rbp + 112], r13 lea rdi, qword ptr [rdi + 96] vaesenclast xmm11, xmm11, xmm5 vpaddd xmm5, xmm0, xmm2 mov qword ptr [rbp + 120], r12 lea rsi, qword ptr [rsi + 96] movdqu xmm15, xmmword ptr [rcx + -128] vaesenclast xmm12, xmm12, xmm6 vpaddd xmm6, xmm5, xmm2 vaesenclast xmm13, xmm13, xmm7 vpaddd xmm7, xmm6, xmm2 vaesenclast xmm14, xmm14, xmm3 vpaddd xmm3, xmm7, xmm2 sub rdx, 6 add r14, 96 cmp rdx, 0 jbe L80 movdqu xmmword ptr [rsi + -96], xmm9 vpxor xmm9, xmm1, xmm15 movdqu xmmword ptr [rsi + -80], xmm10 movdqu xmm10, xmm0 movdqu xmmword ptr [rsi + -64], xmm11 movdqu xmm11, xmm5 movdqu xmmword ptr [rsi + -48], xmm12 movdqu xmm12, xmm6 movdqu xmmword ptr [rsi + -32], xmm13 movdqu xmm13, xmm7 movdqu xmmword ptr [rsi + -16], xmm14 movdqu xmm14, xmm3 movdqu xmm7, xmmword ptr [rbp + 32] jmp L81 L80: vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpxor xmm8, xmm8, xmm4 L81: ALIGN 16 L77: cmp rdx, 0 ja L76 movdqu xmm7, xmmword ptr [rbp + 32] movdqu xmmword ptr [rbp + 32], xmm1 pxor xmm4, xmm4 movdqu xmmword ptr [rbp + 16], xmm4 movdqu xmm3, xmmword ptr [r9 + -32] vpclmulqdq xmm1, xmm7, xmm3, 0 vpclmulqdq xmm5, xmm7, xmm3, 16 movdqu xmm0, xmmword ptr [rbp + 48] vpclmulqdq xmm6, xmm7, xmm3, 1 vpclmulqdq xmm7, xmm7, xmm3, 17 movdqu xmm3, xmmword ptr [r9 + -16] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm3, 0 vpxor xmm8, xmm8, xmm4 vpxor xmm4, xmm1, xmm5 vpclmulqdq xmm1, xmm0, xmm3, 16 vpclmulqdq xmm2, xmm0, xmm3, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpclmulqdq xmm3, xmm0, xmm3, 17 movdqu xmm0, xmmword ptr [rbp + 64] movdqu xmm5, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm0, xmm5, 0 vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm5, 16 vpxor xmm7, xmm7, xmm3 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [rbp + 80] vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm1, 0 vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm1, 16 vpxor xmm7, xmm7, xmm5 vpclmulqdq xmm5, xmm0, xmm1, 1 vpclmulqdq xmm1, xmm0, xmm1, 17 movdqu xmm0, xmmword ptr [rbp + 96] vpxor xmm4, xmm4, xmm2 movdqu xmm2, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm2, 0 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm2, 16 vpxor xmm7, xmm7, xmm1 vpclmulqdq xmm1, xmm0, xmm2, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 112] vpclmulqdq xmm2, xmm0, xmm2, 17 vpxor xmm4, xmm4, xmm3 movdqu xmm3, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm8, xmm3, 16 vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm8, xmm3, 1 vpxor xmm7, xmm7, xmm2 vpclmulqdq xmm2, xmm8, xmm3, 0 vpclmulqdq xmm8, xmm8, xmm3, 17 vpxor xmm6, xmm6, xmm5 vpxor xmm6, xmm6, xmm1 vpxor xmm4, xmm4, xmm2 pxor xmm3, xmm3 mov rax, 3254779904 pinsrd xmm3, eax, 3 vpxor xmm7, xmm7, xmm8 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 mov r12, 579005069656919567 pinsrq xmm0, r12, 0 mov r12, 283686952306183 pinsrq xmm0, r12, 1 movdqu xmmword ptr [rsi + -96], xmm9 vpshufb xmm9, xmm9, xmm0 vpxor xmm1, xmm1, xmm7 movdqu xmmword ptr [rsi + -80], xmm10 vpshufb xmm10, xmm10, xmm0 movdqu xmmword ptr [rsi + -64], xmm11 vpshufb xmm11, xmm11, xmm0 movdqu xmmword ptr [rsi + -48], xmm12 vpshufb xmm12, xmm12, xmm0 movdqu xmmword ptr [rsi + -32], xmm13 vpshufb xmm13, xmm13, xmm0 movdqu xmmword ptr [rsi + -16], xmm14 vpshufb xmm14, xmm14, xmm0 pxor xmm4, xmm4 movdqu xmm7, xmm14 movdqu xmmword ptr [rbp + 16], xmm4 movdqu xmmword ptr [rbp + 48], xmm13 movdqu xmmword ptr [rbp + 64], xmm12 movdqu xmmword ptr [rbp + 80], xmm11 movdqu xmmword ptr [rbp + 96], xmm10 movdqu xmmword ptr [rbp + 112], xmm9 movdqu xmm3, xmmword ptr [r9 + -32] vpclmulqdq xmm1, xmm7, xmm3, 0 vpclmulqdq xmm5, xmm7, xmm3, 16 movdqu xmm0, xmmword ptr [rbp + 48] vpclmulqdq xmm6, xmm7, xmm3, 1 vpclmulqdq xmm7, xmm7, xmm3, 17 movdqu xmm3, xmmword ptr [r9 + -16] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm3, 0 vpxor xmm8, xmm8, xmm4 vpxor xmm4, xmm1, xmm5 vpclmulqdq xmm1, xmm0, xmm3, 16 vpclmulqdq xmm2, xmm0, xmm3, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpclmulqdq xmm3, xmm0, xmm3, 17 movdqu xmm0, xmmword ptr [rbp + 64] movdqu xmm5, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm0, xmm5, 0 vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm5, 16 vpxor xmm7, xmm7, xmm3 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [rbp + 80] vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm1, 0 vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm1, 16 vpxor xmm7, xmm7, xmm5 vpclmulqdq xmm5, xmm0, xmm1, 1 vpclmulqdq xmm1, xmm0, xmm1, 17 movdqu xmm0, xmmword ptr [rbp + 96] vpxor xmm4, xmm4, xmm2 movdqu xmm2, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm2, 0 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm2, 16 vpxor xmm7, xmm7, xmm1 vpclmulqdq xmm1, xmm0, xmm2, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 112] vpclmulqdq xmm2, xmm0, xmm2, 17 vpxor xmm4, xmm4, xmm3 movdqu xmm3, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm8, xmm3, 16 vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm8, xmm3, 1 vpxor xmm7, xmm7, xmm2 vpclmulqdq xmm2, xmm8, xmm3, 0 vpclmulqdq xmm8, xmm8, xmm3, 17 vpxor xmm6, xmm6, xmm5 vpxor xmm6, xmm6, xmm1 vpxor xmm4, xmm4, xmm2 pxor xmm3, xmm3 mov rax, 3254779904 pinsrd xmm3, eax, 3 vpxor xmm7, xmm7, xmm8 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 sub rcx, 128 L71: movdqu xmm11, xmmword ptr [rbp + 32] mov r8, rcx mov rax, qword ptr [rsp + 312] mov rdi, qword ptr [rsp + 320] mov rdx, qword ptr [rsp + 328] mov r14, rdx mov r12, 579005069656919567 pinsrq xmm9, r12, 0 mov r12, 283686952306183 pinsrq xmm9, r12, 1 pshufb xmm11, xmm9 pxor xmm10, xmm10 mov rbx, 1 pinsrd xmm10, ebx, 0 mov r11, rax mov r10, rdi mov rbx, 0 jmp L83 ALIGN 16 L82: movdqu xmm0, xmm11 pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenclast xmm0, xmm2 pxor xmm2, xmm2 movdqu xmm2, xmmword ptr [r11 + 0] pxor xmm2, xmm0 movdqu xmmword ptr [r10 + 0], xmm2 add rbx, 1 add r11, 16 add r10, 16 paddd xmm11, xmm10 ALIGN 16 L83: cmp rbx, rdx jne L82 mov r11, rdi jmp L85 ALIGN 16 L84: add r11, 80 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 add r11, 96 sub rdx, 6 ALIGN 16 L85: cmp rdx, 6 jae L84 cmp rdx, 0 jbe L86 mov r10, rdx sub r10, 1 imul r10, 16 add r11, r10 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 cmp rdx, 1 jne L88 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 jmp L89 L88: sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 2 je L90 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 3 je L92 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 4 je L94 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 jmp L95 L94: L95: jmp L93 L92: L93: jmp L91 L90: L91: vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 L89: pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L87 L86: L87: add r14, qword ptr [rsp + 304] imul r14, 16 mov r13, qword ptr [rsp + 344] cmp r13, r14 jbe L96 mov rax, qword ptr [rsp + 336] mov r10, r13 and r10, 15 movdqu xmm0, xmm11 pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenclast xmm0, xmm2 pxor xmm2, xmm2 movdqu xmm4, xmmword ptr [rax + 0] pxor xmm0, xmm4 movdqu xmmword ptr [rax + 0], xmm0 cmp r10, 8 jae L98 mov rcx, 0 pinsrq xmm0, rcx, 1 mov rcx, r10 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 0 and rcx, r11 pinsrq xmm0, rcx, 0 jmp L99 L98: mov rcx, r10 sub rcx, 8 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 1 and rcx, r11 pinsrq xmm0, rcx, 1 L99: pshufb xmm0, xmm9 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L97 L96: L97: mov r11, r15 pxor xmm0, xmm0 mov rax, r11 imul rax, 8 pinsrq xmm0, rax, 1 mov rax, r13 imul rax, 8 pinsrq xmm0, rax, 0 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 movdqu xmm0, xmmword ptr [rbp + 0] pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenclast xmm0, xmm2 pxor xmm2, xmm2 pshufb xmm8, xmm9 pxor xmm8, xmm0 mov r15, qword ptr [rsp + 360] movdqu xmmword ptr [r15 + 0], xmm8 pop rax pinsrq xmm6, rax, 1 pop rax pinsrq xmm6, rax, 0 pop rax pinsrq xmm7, rax, 1 pop rax pinsrq xmm7, rax, 0 pop rax pinsrq xmm8, rax, 1 pop rax pinsrq xmm8, rax, 0 pop rax pinsrq xmm9, rax, 1 pop rax pinsrq xmm9, rax, 0 pop rax pinsrq xmm10, rax, 1 pop rax pinsrq xmm10, rax, 0 pop rax pinsrq xmm11, rax, 1 pop rax pinsrq xmm11, rax, 0 pop rax pinsrq xmm12, rax, 1 pop rax pinsrq xmm12, rax, 0 pop rax pinsrq xmm13, rax, 1 pop rax pinsrq xmm13, rax, 0 pop rax pinsrq xmm14, rax, 1 pop rax pinsrq xmm14, rax, 0 pop rax pinsrq xmm15, rax, 1 pop rax pinsrq xmm15, rax, 0 pop rbx pop rbp pop rdi pop rsi pop r12 pop r13 pop r14 pop r15 ret gcm128_encrypt_opt endp ALIGN 16 gcm256_encrypt_opt proc push r15 push r14 push r13 push r12 push rsi push rdi push rbp push rbx pextrq rax, xmm15, 0 push rax pextrq rax, xmm15, 1 push rax pextrq rax, xmm14, 0 push rax pextrq rax, xmm14, 1 push rax pextrq rax, xmm13, 0 push rax pextrq rax, xmm13, 1 push rax pextrq rax, xmm12, 0 push rax pextrq rax, xmm12, 1 push rax pextrq rax, xmm11, 0 push rax pextrq rax, xmm11, 1 push rax pextrq rax, xmm10, 0 push rax pextrq rax, xmm10, 1 push rax pextrq rax, xmm9, 0 push rax pextrq rax, xmm9, 1 push rax pextrq rax, xmm8, 0 push rax pextrq rax, xmm8, 1 push rax pextrq rax, xmm7, 0 push rax pextrq rax, xmm7, 1 push rax pextrq rax, xmm6, 0 push rax pextrq rax, xmm6, 1 push rax mov rdi, rcx mov rsi, rdx mov rdx, r8 mov rcx, r9 mov r8, qword ptr [rsp + 264] mov r9, qword ptr [rsp + 272] mov rbp, qword ptr [rsp + 352] mov r13, rcx lea r9, qword ptr [r9 + 32] mov rbx, qword ptr [rsp + 280] mov rcx, rdx imul rcx, 16 mov r10, 579005069656919567 pinsrq xmm9, r10, 0 mov r10, 283686952306183 pinsrq xmm9, r10, 1 pxor xmm8, xmm8 mov r11, rdi jmp L101 ALIGN 16 L100: add r11, 80 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 add r11, 96 sub rdx, 6 ALIGN 16 L101: cmp rdx, 6 jae L100 cmp rdx, 0 jbe L102 mov r10, rdx sub r10, 1 imul r10, 16 add r11, r10 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 cmp rdx, 1 jne L104 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 jmp L105 L104: sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 2 je L106 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 3 je L108 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 4 je L110 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 jmp L111 L110: L111: jmp L109 L108: L109: jmp L107 L106: L107: vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 L105: pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L103 L102: L103: mov r15, rsi cmp rsi, rcx jbe L112 movdqu xmm0, xmmword ptr [rbx + 0] mov r10, rsi and r10, 15 cmp r10, 8 jae L114 mov rcx, 0 pinsrq xmm0, rcx, 1 mov rcx, r10 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 0 and rcx, r11 pinsrq xmm0, rcx, 0 jmp L115 L114: mov rcx, r10 sub rcx, 8 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 1 and rcx, r11 pinsrq xmm0, rcx, 1 L115: pshufb xmm0, xmm9 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L113 L112: L113: mov rdi, qword ptr [rsp + 288] mov rsi, qword ptr [rsp + 296] mov rdx, qword ptr [rsp + 304] mov rcx, r13 movdqu xmm0, xmm9 movdqu xmm1, xmmword ptr [r8 + 0] movdqu xmmword ptr [rbp + 0], xmm1 pxor xmm10, xmm10 mov r11, 1 pinsrq xmm10, r11, 0 vpaddd xmm1, xmm1, xmm10 cmp rdx, 0 jne L116 vpshufb xmm1, xmm1, xmm0 movdqu xmmword ptr [rbp + 32], xmm1 jmp L117 L116: movdqu xmmword ptr [rbp + 32], xmm8 add rcx, 128 pextrq rbx, xmm1, 0 and rbx, 255 vpshufb xmm1, xmm1, xmm0 lea r14, qword ptr [rsi + 96] movdqu xmm4, xmmword ptr [rcx + -128] pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 movdqu xmm15, xmmword ptr [rcx + -112] mov r12, rcx sub r12, 96 vpxor xmm9, xmm1, xmm4 add rbx, 6 cmp rbx, 256 jae L118 vpaddd xmm10, xmm1, xmm2 vpaddd xmm11, xmm10, xmm2 vpxor xmm10, xmm10, xmm4 vpaddd xmm12, xmm11, xmm2 vpxor xmm11, xmm11, xmm4 vpaddd xmm13, xmm12, xmm2 vpxor xmm12, xmm12, xmm4 vpaddd xmm14, xmm13, xmm2 vpxor xmm13, xmm13, xmm4 vpaddd xmm1, xmm14, xmm2 vpxor xmm14, xmm14, xmm4 jmp L119 L118: sub rbx, 256 vpshufb xmm6, xmm1, xmm0 pxor xmm5, xmm5 mov r11, 1 pinsrq xmm5, r11, 0 vpaddd xmm10, xmm6, xmm5 pxor xmm5, xmm5 mov r11, 2 pinsrq xmm5, r11, 0 vpaddd xmm11, xmm6, xmm5 vpaddd xmm12, xmm10, xmm5 vpshufb xmm10, xmm10, xmm0 vpaddd xmm13, xmm11, xmm5 vpshufb xmm11, xmm11, xmm0 vpxor xmm10, xmm10, xmm4 vpaddd xmm14, xmm12, xmm5 vpshufb xmm12, xmm12, xmm0 vpxor xmm11, xmm11, xmm4 vpaddd xmm1, xmm13, xmm5 vpshufb xmm13, xmm13, xmm0 vpxor xmm12, xmm12, xmm4 vpshufb xmm14, xmm14, xmm0 vpxor xmm13, xmm13, xmm4 vpshufb xmm1, xmm1, xmm0 vpxor xmm14, xmm14, xmm4 L119: vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -96] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -80] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -64] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -48] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -32] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -16] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 0] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 16] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 32] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 48] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 64] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 80] movdqu xmm3, xmmword ptr [rcx + 96] vaesenc xmm9, xmm9, xmm15 vpxor xmm4, xmm3, xmmword ptr [rdi + 0] vaesenc xmm10, xmm10, xmm15 vpxor xmm5, xmm3, xmmword ptr [rdi + 16] vaesenc xmm11, xmm11, xmm15 vpxor xmm6, xmm3, xmmword ptr [rdi + 32] vaesenc xmm12, xmm12, xmm15 vpxor xmm8, xmm3, xmmword ptr [rdi + 48] vaesenc xmm13, xmm13, xmm15 vpxor xmm2, xmm3, xmmword ptr [rdi + 64] vaesenc xmm14, xmm14, xmm15 vpxor xmm3, xmm3, xmmword ptr [rdi + 80] lea rdi, qword ptr [rdi + 96] vaesenclast xmm9, xmm9, xmm4 vaesenclast xmm10, xmm10, xmm5 vaesenclast xmm11, xmm11, xmm6 vaesenclast xmm12, xmm12, xmm8 vaesenclast xmm13, xmm13, xmm2 vaesenclast xmm14, xmm14, xmm3 movdqu xmmword ptr [rsi + 0], xmm9 movdqu xmmword ptr [rsi + 16], xmm10 movdqu xmmword ptr [rsi + 32], xmm11 movdqu xmmword ptr [rsi + 48], xmm12 movdqu xmmword ptr [rsi + 64], xmm13 movdqu xmmword ptr [rsi + 80], xmm14 lea rsi, qword ptr [rsi + 96] vpshufb xmm8, xmm9, xmm0 vpshufb xmm2, xmm10, xmm0 movdqu xmmword ptr [rbp + 112], xmm8 vpshufb xmm4, xmm11, xmm0 movdqu xmmword ptr [rbp + 96], xmm2 vpshufb xmm5, xmm12, xmm0 movdqu xmmword ptr [rbp + 80], xmm4 vpshufb xmm6, xmm13, xmm0 movdqu xmmword ptr [rbp + 64], xmm5 vpshufb xmm7, xmm14, xmm0 movdqu xmmword ptr [rbp + 48], xmm6 movdqu xmm4, xmmword ptr [rcx + -128] pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 movdqu xmm15, xmmword ptr [rcx + -112] mov r12, rcx sub r12, 96 vpxor xmm9, xmm1, xmm4 add rbx, 6 cmp rbx, 256 jae L120 vpaddd xmm10, xmm1, xmm2 vpaddd xmm11, xmm10, xmm2 vpxor xmm10, xmm10, xmm4 vpaddd xmm12, xmm11, xmm2 vpxor xmm11, xmm11, xmm4 vpaddd xmm13, xmm12, xmm2 vpxor xmm12, xmm12, xmm4 vpaddd xmm14, xmm13, xmm2 vpxor xmm13, xmm13, xmm4 vpaddd xmm1, xmm14, xmm2 vpxor xmm14, xmm14, xmm4 jmp L121 L120: sub rbx, 256 vpshufb xmm6, xmm1, xmm0 pxor xmm5, xmm5 mov r11, 1 pinsrq xmm5, r11, 0 vpaddd xmm10, xmm6, xmm5 pxor xmm5, xmm5 mov r11, 2 pinsrq xmm5, r11, 0 vpaddd xmm11, xmm6, xmm5 vpaddd xmm12, xmm10, xmm5 vpshufb xmm10, xmm10, xmm0 vpaddd xmm13, xmm11, xmm5 vpshufb xmm11, xmm11, xmm0 vpxor xmm10, xmm10, xmm4 vpaddd xmm14, xmm12, xmm5 vpshufb xmm12, xmm12, xmm0 vpxor xmm11, xmm11, xmm4 vpaddd xmm1, xmm13, xmm5 vpshufb xmm13, xmm13, xmm0 vpxor xmm12, xmm12, xmm4 vpshufb xmm14, xmm14, xmm0 vpxor xmm13, xmm13, xmm4 vpshufb xmm1, xmm1, xmm0 vpxor xmm14, xmm14, xmm4 L121: vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -96] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -80] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -64] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -48] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -32] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -16] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 0] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 16] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 32] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 48] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 64] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + 80] movdqu xmm3, xmmword ptr [rcx + 96] vaesenc xmm9, xmm9, xmm15 vpxor xmm4, xmm3, xmmword ptr [rdi + 0] vaesenc xmm10, xmm10, xmm15 vpxor xmm5, xmm3, xmmword ptr [rdi + 16] vaesenc xmm11, xmm11, xmm15 vpxor xmm6, xmm3, xmmword ptr [rdi + 32] vaesenc xmm12, xmm12, xmm15 vpxor xmm8, xmm3, xmmword ptr [rdi + 48] vaesenc xmm13, xmm13, xmm15 vpxor xmm2, xmm3, xmmword ptr [rdi + 64] vaesenc xmm14, xmm14, xmm15 vpxor xmm3, xmm3, xmmword ptr [rdi + 80] lea rdi, qword ptr [rdi + 96] vaesenclast xmm9, xmm9, xmm4 vaesenclast xmm10, xmm10, xmm5 vaesenclast xmm11, xmm11, xmm6 vaesenclast xmm12, xmm12, xmm8 vaesenclast xmm13, xmm13, xmm2 vaesenclast xmm14, xmm14, xmm3 movdqu xmmword ptr [rsi + 0], xmm9 movdqu xmmword ptr [rsi + 16], xmm10 movdqu xmmword ptr [rsi + 32], xmm11 movdqu xmmword ptr [rsi + 48], xmm12 movdqu xmmword ptr [rsi + 64], xmm13 movdqu xmmword ptr [rsi + 80], xmm14 lea rsi, qword ptr [rsi + 96] sub rdx, 12 movdqu xmm8, xmmword ptr [rbp + 32] pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 vpxor xmm4, xmm4, xmm4 movdqu xmm15, xmmword ptr [rcx + -128] vpaddd xmm10, xmm1, xmm2 vpaddd xmm11, xmm10, xmm2 vpaddd xmm12, xmm11, xmm2 vpaddd xmm13, xmm12, xmm2 vpaddd xmm14, xmm13, xmm2 vpxor xmm9, xmm1, xmm15 movdqu xmmword ptr [rbp + 16], xmm4 jmp L123 ALIGN 16 L122: add rbx, 6 cmp rbx, 256 jb L124 mov r11, 579005069656919567 pinsrq xmm0, r11, 0 mov r11, 283686952306183 pinsrq xmm0, r11, 1 vpshufb xmm6, xmm1, xmm0 pxor xmm5, xmm5 mov r11, 1 pinsrq xmm5, r11, 0 vpaddd xmm10, xmm6, xmm5 pxor xmm5, xmm5 mov r11, 2 pinsrq xmm5, r11, 0 vpaddd xmm11, xmm6, xmm5 movdqu xmm3, xmmword ptr [r9 + -32] vpaddd xmm12, xmm10, xmm5 vpshufb xmm10, xmm10, xmm0 vpaddd xmm13, xmm11, xmm5 vpshufb xmm11, xmm11, xmm0 vpxor xmm10, xmm10, xmm15 vpaddd xmm14, xmm12, xmm5 vpshufb xmm12, xmm12, xmm0 vpxor xmm11, xmm11, xmm15 vpaddd xmm1, xmm13, xmm5 vpshufb xmm13, xmm13, xmm0 vpshufb xmm14, xmm14, xmm0 vpshufb xmm1, xmm1, xmm0 sub rbx, 256 jmp L125 L124: movdqu xmm3, xmmword ptr [r9 + -32] vpaddd xmm1, xmm2, xmm14 vpxor xmm10, xmm10, xmm15 vpxor xmm11, xmm11, xmm15 L125: movdqu xmmword ptr [rbp + 128], xmm1 vpclmulqdq xmm5, xmm7, xmm3, 16 vpxor xmm12, xmm12, xmm15 movdqu xmm2, xmmword ptr [rcx + -112] vpclmulqdq xmm6, xmm7, xmm3, 1 vaesenc xmm9, xmm9, xmm2 movdqu xmm0, xmmword ptr [rbp + 48] vpxor xmm13, xmm13, xmm15 vpclmulqdq xmm1, xmm7, xmm3, 0 vaesenc xmm10, xmm10, xmm2 vpxor xmm14, xmm14, xmm15 vpclmulqdq xmm7, xmm7, xmm3, 17 vaesenc xmm11, xmm11, xmm2 movdqu xmm3, xmmword ptr [r9 + -16] vaesenc xmm12, xmm12, xmm2 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm3, 0 vpxor xmm8, xmm8, xmm4 vaesenc xmm13, xmm13, xmm2 vpxor xmm4, xmm1, xmm5 vpclmulqdq xmm1, xmm0, xmm3, 16 vaesenc xmm14, xmm14, xmm2 movdqu xmm15, xmmword ptr [rcx + -96] vpclmulqdq xmm2, xmm0, xmm3, 1 vaesenc xmm9, xmm9, xmm15 vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpclmulqdq xmm3, xmm0, xmm3, 17 movdqu xmm0, xmmword ptr [rbp + 64] vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 88] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 80] vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 32], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 40], r12 movdqu xmm5, xmmword ptr [r9 + 16] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -80] vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm0, xmm5, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm5, 16 vaesenc xmm10, xmm10, xmm15 vpxor xmm7, xmm7, xmm3 vpclmulqdq xmm3, xmm0, xmm5, 1 vaesenc xmm11, xmm11, xmm15 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [rbp + 80] vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -64] vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm1, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm1, 16 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 72] vpxor xmm7, xmm7, xmm5 vpclmulqdq xmm5, xmm0, xmm1, 1 vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 64] vpclmulqdq xmm1, xmm0, xmm1, 17 movdqu xmm0, xmmword ptr [rbp + 96] vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 48], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 56], r12 vpxor xmm4, xmm4, xmm2 movdqu xmm2, xmmword ptr [r9 + 64] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -48] vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm2, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm2, 16 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 56] vpxor xmm7, xmm7, xmm1 vpclmulqdq xmm1, xmm0, xmm2, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 112] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 48] vpclmulqdq xmm2, xmm0, xmm2, 17 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 64], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 72], r12 vpxor xmm4, xmm4, xmm3 movdqu xmm3, xmmword ptr [r9 + 80] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -32] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm8, xmm3, 16 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm8, xmm3, 1 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 40] vpxor xmm7, xmm7, xmm2 vpclmulqdq xmm2, xmm8, xmm3, 0 vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 32] vpclmulqdq xmm8, xmm8, xmm3, 17 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 80], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 88], r12 vpxor xmm6, xmm6, xmm5 vaesenc xmm14, xmm14, xmm15 vpxor xmm6, xmm6, xmm1 movdqu xmm15, xmmword ptr [rcx + -16] vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm2 pxor xmm3, xmm3 mov r11, 13979173243358019584 pinsrq xmm3, r11, 1 vaesenc xmm9, xmm9, xmm15 vpxor xmm7, xmm7, xmm8 vaesenc xmm10, xmm10, xmm15 vpxor xmm4, xmm4, xmm5 movbe r13, qword ptr [r14 + 24] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 16] vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 mov qword ptr [rbp + 96], r13 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 104], r12 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm1, xmmword ptr [rcx + 0] vaesenc xmm9, xmm9, xmm1 movdqu xmm15, xmmword ptr [rcx + 16] vaesenc xmm10, xmm10, xmm1 vpsrldq xmm6, xmm6, 8 vaesenc xmm11, xmm11, xmm1 vpxor xmm7, xmm7, xmm6 vaesenc xmm12, xmm12, xmm1 vpxor xmm4, xmm4, xmm0 movbe r13, qword ptr [r14 + 8] vaesenc xmm13, xmm13, xmm1 movbe r12, qword ptr [r14 + 0] vaesenc xmm14, xmm14, xmm1 movdqu xmm1, xmmword ptr [rcx + 32] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 vaesenc xmm9, xmm9, xmm1 vaesenc xmm10, xmm10, xmm1 vaesenc xmm11, xmm11, xmm1 vaesenc xmm12, xmm12, xmm1 vaesenc xmm13, xmm13, xmm1 movdqu xmm15, xmmword ptr [rcx + 48] vaesenc xmm14, xmm14, xmm1 movdqu xmm1, xmmword ptr [rcx + 64] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 vaesenc xmm9, xmm9, xmm1 vaesenc xmm10, xmm10, xmm1 vaesenc xmm11, xmm11, xmm1 vaesenc xmm12, xmm12, xmm1 vaesenc xmm13, xmm13, xmm1 movdqu xmm15, xmmword ptr [rcx + 80] vaesenc xmm14, xmm14, xmm1 movdqu xmm1, xmmword ptr [rcx + 96] vaesenc xmm9, xmm9, xmm15 movdqu xmmword ptr [rbp + 16], xmm7 vpalignr xmm8, xmm4, xmm4, 8 vaesenc xmm10, xmm10, xmm15 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm2, xmm1, xmmword ptr [rdi + 0] vaesenc xmm11, xmm11, xmm15 vpxor xmm0, xmm1, xmmword ptr [rdi + 16] vaesenc xmm12, xmm12, xmm15 vpxor xmm5, xmm1, xmmword ptr [rdi + 32] vaesenc xmm13, xmm13, xmm15 vpxor xmm6, xmm1, xmmword ptr [rdi + 48] vaesenc xmm14, xmm14, xmm15 vpxor xmm7, xmm1, xmmword ptr [rdi + 64] vpxor xmm3, xmm1, xmmword ptr [rdi + 80] movdqu xmm1, xmmword ptr [rbp + 128] vaesenclast xmm9, xmm9, xmm2 pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 vaesenclast xmm10, xmm10, xmm0 vpaddd xmm0, xmm1, xmm2 mov qword ptr [rbp + 112], r13 lea rdi, qword ptr [rdi + 96] vaesenclast xmm11, xmm11, xmm5 vpaddd xmm5, xmm0, xmm2 mov qword ptr [rbp + 120], r12 lea rsi, qword ptr [rsi + 96] movdqu xmm15, xmmword ptr [rcx + -128] vaesenclast xmm12, xmm12, xmm6 vpaddd xmm6, xmm5, xmm2 vaesenclast xmm13, xmm13, xmm7 vpaddd xmm7, xmm6, xmm2 vaesenclast xmm14, xmm14, xmm3 vpaddd xmm3, xmm7, xmm2 sub rdx, 6 add r14, 96 cmp rdx, 0 jbe L126 movdqu xmmword ptr [rsi + -96], xmm9 vpxor xmm9, xmm1, xmm15 movdqu xmmword ptr [rsi + -80], xmm10 movdqu xmm10, xmm0 movdqu xmmword ptr [rsi + -64], xmm11 movdqu xmm11, xmm5 movdqu xmmword ptr [rsi + -48], xmm12 movdqu xmm12, xmm6 movdqu xmmword ptr [rsi + -32], xmm13 movdqu xmm13, xmm7 movdqu xmmword ptr [rsi + -16], xmm14 movdqu xmm14, xmm3 movdqu xmm7, xmmword ptr [rbp + 32] jmp L127 L126: vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpxor xmm8, xmm8, xmm4 L127: ALIGN 16 L123: cmp rdx, 0 ja L122 movdqu xmm7, xmmword ptr [rbp + 32] movdqu xmmword ptr [rbp + 32], xmm1 pxor xmm4, xmm4 movdqu xmmword ptr [rbp + 16], xmm4 movdqu xmm3, xmmword ptr [r9 + -32] vpclmulqdq xmm1, xmm7, xmm3, 0 vpclmulqdq xmm5, xmm7, xmm3, 16 movdqu xmm0, xmmword ptr [rbp + 48] vpclmulqdq xmm6, xmm7, xmm3, 1 vpclmulqdq xmm7, xmm7, xmm3, 17 movdqu xmm3, xmmword ptr [r9 + -16] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm3, 0 vpxor xmm8, xmm8, xmm4 vpxor xmm4, xmm1, xmm5 vpclmulqdq xmm1, xmm0, xmm3, 16 vpclmulqdq xmm2, xmm0, xmm3, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpclmulqdq xmm3, xmm0, xmm3, 17 movdqu xmm0, xmmword ptr [rbp + 64] movdqu xmm5, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm0, xmm5, 0 vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm5, 16 vpxor xmm7, xmm7, xmm3 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [rbp + 80] vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm1, 0 vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm1, 16 vpxor xmm7, xmm7, xmm5 vpclmulqdq xmm5, xmm0, xmm1, 1 vpclmulqdq xmm1, xmm0, xmm1, 17 movdqu xmm0, xmmword ptr [rbp + 96] vpxor xmm4, xmm4, xmm2 movdqu xmm2, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm2, 0 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm2, 16 vpxor xmm7, xmm7, xmm1 vpclmulqdq xmm1, xmm0, xmm2, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 112] vpclmulqdq xmm2, xmm0, xmm2, 17 vpxor xmm4, xmm4, xmm3 movdqu xmm3, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm8, xmm3, 16 vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm8, xmm3, 1 vpxor xmm7, xmm7, xmm2 vpclmulqdq xmm2, xmm8, xmm3, 0 vpclmulqdq xmm8, xmm8, xmm3, 17 vpxor xmm6, xmm6, xmm5 vpxor xmm6, xmm6, xmm1 vpxor xmm4, xmm4, xmm2 pxor xmm3, xmm3 mov rax, 3254779904 pinsrd xmm3, eax, 3 vpxor xmm7, xmm7, xmm8 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 mov r12, 579005069656919567 pinsrq xmm0, r12, 0 mov r12, 283686952306183 pinsrq xmm0, r12, 1 movdqu xmmword ptr [rsi + -96], xmm9 vpshufb xmm9, xmm9, xmm0 vpxor xmm1, xmm1, xmm7 movdqu xmmword ptr [rsi + -80], xmm10 vpshufb xmm10, xmm10, xmm0 movdqu xmmword ptr [rsi + -64], xmm11 vpshufb xmm11, xmm11, xmm0 movdqu xmmword ptr [rsi + -48], xmm12 vpshufb xmm12, xmm12, xmm0 movdqu xmmword ptr [rsi + -32], xmm13 vpshufb xmm13, xmm13, xmm0 movdqu xmmword ptr [rsi + -16], xmm14 vpshufb xmm14, xmm14, xmm0 pxor xmm4, xmm4 movdqu xmm7, xmm14 movdqu xmmword ptr [rbp + 16], xmm4 movdqu xmmword ptr [rbp + 48], xmm13 movdqu xmmword ptr [rbp + 64], xmm12 movdqu xmmword ptr [rbp + 80], xmm11 movdqu xmmword ptr [rbp + 96], xmm10 movdqu xmmword ptr [rbp + 112], xmm9 movdqu xmm3, xmmword ptr [r9 + -32] vpclmulqdq xmm1, xmm7, xmm3, 0 vpclmulqdq xmm5, xmm7, xmm3, 16 movdqu xmm0, xmmword ptr [rbp + 48] vpclmulqdq xmm6, xmm7, xmm3, 1 vpclmulqdq xmm7, xmm7, xmm3, 17 movdqu xmm3, xmmword ptr [r9 + -16] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm3, 0 vpxor xmm8, xmm8, xmm4 vpxor xmm4, xmm1, xmm5 vpclmulqdq xmm1, xmm0, xmm3, 16 vpclmulqdq xmm2, xmm0, xmm3, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpclmulqdq xmm3, xmm0, xmm3, 17 movdqu xmm0, xmmword ptr [rbp + 64] movdqu xmm5, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm0, xmm5, 0 vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm5, 16 vpxor xmm7, xmm7, xmm3 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [rbp + 80] vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm1, 0 vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm1, 16 vpxor xmm7, xmm7, xmm5 vpclmulqdq xmm5, xmm0, xmm1, 1 vpclmulqdq xmm1, xmm0, xmm1, 17 movdqu xmm0, xmmword ptr [rbp + 96] vpxor xmm4, xmm4, xmm2 movdqu xmm2, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm2, 0 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm2, 16 vpxor xmm7, xmm7, xmm1 vpclmulqdq xmm1, xmm0, xmm2, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 112] vpclmulqdq xmm2, xmm0, xmm2, 17 vpxor xmm4, xmm4, xmm3 movdqu xmm3, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm8, xmm3, 16 vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm8, xmm3, 1 vpxor xmm7, xmm7, xmm2 vpclmulqdq xmm2, xmm8, xmm3, 0 vpclmulqdq xmm8, xmm8, xmm3, 17 vpxor xmm6, xmm6, xmm5 vpxor xmm6, xmm6, xmm1 vpxor xmm4, xmm4, xmm2 pxor xmm3, xmm3 mov rax, 3254779904 pinsrd xmm3, eax, 3 vpxor xmm7, xmm7, xmm8 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 sub rcx, 128 L117: movdqu xmm11, xmmword ptr [rbp + 32] mov r8, rcx mov rax, qword ptr [rsp + 312] mov rdi, qword ptr [rsp + 320] mov rdx, qword ptr [rsp + 328] mov r14, rdx mov r12, 579005069656919567 pinsrq xmm9, r12, 0 mov r12, 283686952306183 pinsrq xmm9, r12, 1 pshufb xmm11, xmm9 pxor xmm10, xmm10 mov rbx, 1 pinsrd xmm10, ebx, 0 mov r11, rax mov r10, rdi mov rbx, 0 jmp L129 ALIGN 16 L128: movdqu xmm0, xmm11 pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 176] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 192] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 208] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 224] aesenclast xmm0, xmm2 pxor xmm2, xmm2 movdqu xmm2, xmmword ptr [r11 + 0] pxor xmm2, xmm0 movdqu xmmword ptr [r10 + 0], xmm2 add rbx, 1 add r11, 16 add r10, 16 paddd xmm11, xmm10 ALIGN 16 L129: cmp rbx, rdx jne L128 mov r11, rdi jmp L131 ALIGN 16 L130: add r11, 80 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 add r11, 96 sub rdx, 6 ALIGN 16 L131: cmp rdx, 6 jae L130 cmp rdx, 0 jbe L132 mov r10, rdx sub r10, 1 imul r10, 16 add r11, r10 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 cmp rdx, 1 jne L134 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 jmp L135 L134: sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 2 je L136 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 3 je L138 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 4 je L140 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 jmp L141 L140: L141: jmp L139 L138: L139: jmp L137 L136: L137: vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 L135: pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L133 L132: L133: add r14, qword ptr [rsp + 304] imul r14, 16 mov r13, qword ptr [rsp + 344] cmp r13, r14 jbe L142 mov rax, qword ptr [rsp + 336] mov r10, r13 and r10, 15 movdqu xmm0, xmm11 pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 176] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 192] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 208] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 224] aesenclast xmm0, xmm2 pxor xmm2, xmm2 movdqu xmm4, xmmword ptr [rax + 0] pxor xmm0, xmm4 movdqu xmmword ptr [rax + 0], xmm0 cmp r10, 8 jae L144 mov rcx, 0 pinsrq xmm0, rcx, 1 mov rcx, r10 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 0 and rcx, r11 pinsrq xmm0, rcx, 0 jmp L145 L144: mov rcx, r10 sub rcx, 8 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 1 and rcx, r11 pinsrq xmm0, rcx, 1 L145: pshufb xmm0, xmm9 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L143 L142: L143: mov r11, r15 pxor xmm0, xmm0 mov rax, r11 imul rax, 8 pinsrq xmm0, rax, 1 mov rax, r13 imul rax, 8 pinsrq xmm0, rax, 0 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 movdqu xmm0, xmmword ptr [rbp + 0] pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 176] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 192] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 208] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 224] aesenclast xmm0, xmm2 pxor xmm2, xmm2 pshufb xmm8, xmm9 pxor xmm8, xmm0 mov r15, qword ptr [rsp + 360] movdqu xmmword ptr [r15 + 0], xmm8 pop rax pinsrq xmm6, rax, 1 pop rax pinsrq xmm6, rax, 0 pop rax pinsrq xmm7, rax, 1 pop rax pinsrq xmm7, rax, 0 pop rax pinsrq xmm8, rax, 1 pop rax pinsrq xmm8, rax, 0 pop rax pinsrq xmm9, rax, 1 pop rax pinsrq xmm9, rax, 0 pop rax pinsrq xmm10, rax, 1 pop rax pinsrq xmm10, rax, 0 pop rax pinsrq xmm11, rax, 1 pop rax pinsrq xmm11, rax, 0 pop rax pinsrq xmm12, rax, 1 pop rax pinsrq xmm12, rax, 0 pop rax pinsrq xmm13, rax, 1 pop rax pinsrq xmm13, rax, 0 pop rax pinsrq xmm14, rax, 1 pop rax pinsrq xmm14, rax, 0 pop rax pinsrq xmm15, rax, 1 pop rax pinsrq xmm15, rax, 0 pop rbx pop rbp pop rdi pop rsi pop r12 pop r13 pop r14 pop r15 ret gcm256_encrypt_opt endp ALIGN 16 gcm128_decrypt_opt proc push r15 push r14 push r13 push r12 push rsi push rdi push rbp push rbx pextrq rax, xmm15, 0 push rax pextrq rax, xmm15, 1 push rax pextrq rax, xmm14, 0 push rax pextrq rax, xmm14, 1 push rax pextrq rax, xmm13, 0 push rax pextrq rax, xmm13, 1 push rax pextrq rax, xmm12, 0 push rax pextrq rax, xmm12, 1 push rax pextrq rax, xmm11, 0 push rax pextrq rax, xmm11, 1 push rax pextrq rax, xmm10, 0 push rax pextrq rax, xmm10, 1 push rax pextrq rax, xmm9, 0 push rax pextrq rax, xmm9, 1 push rax pextrq rax, xmm8, 0 push rax pextrq rax, xmm8, 1 push rax pextrq rax, xmm7, 0 push rax pextrq rax, xmm7, 1 push rax pextrq rax, xmm6, 0 push rax pextrq rax, xmm6, 1 push rax mov rdi, rcx mov rsi, rdx mov rdx, r8 mov rcx, r9 mov r8, qword ptr [rsp + 264] mov r9, qword ptr [rsp + 272] mov rbp, qword ptr [rsp + 352] mov r13, rcx lea r9, qword ptr [r9 + 32] mov rbx, qword ptr [rsp + 280] mov rcx, rdx imul rcx, 16 mov r10, 579005069656919567 pinsrq xmm9, r10, 0 mov r10, 283686952306183 pinsrq xmm9, r10, 1 pxor xmm8, xmm8 mov r11, rdi jmp L147 ALIGN 16 L146: add r11, 80 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 add r11, 96 sub rdx, 6 ALIGN 16 L147: cmp rdx, 6 jae L146 cmp rdx, 0 jbe L148 mov r10, rdx sub r10, 1 imul r10, 16 add r11, r10 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 cmp rdx, 1 jne L150 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 jmp L151 L150: sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 2 je L152 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 3 je L154 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 4 je L156 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 jmp L157 L156: L157: jmp L155 L154: L155: jmp L153 L152: L153: vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 L151: pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L149 L148: L149: mov r15, rsi cmp rsi, rcx jbe L158 movdqu xmm0, xmmword ptr [rbx + 0] mov r10, rsi and r10, 15 cmp r10, 8 jae L160 mov rcx, 0 pinsrq xmm0, rcx, 1 mov rcx, r10 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 0 and rcx, r11 pinsrq xmm0, rcx, 0 jmp L161 L160: mov rcx, r10 sub rcx, 8 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 1 and rcx, r11 pinsrq xmm0, rcx, 1 L161: pshufb xmm0, xmm9 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L159 L158: L159: mov rdi, qword ptr [rsp + 288] mov rsi, qword ptr [rsp + 296] mov rdx, qword ptr [rsp + 304] mov rcx, r13 movdqu xmm0, xmm9 movdqu xmm1, xmmword ptr [r8 + 0] movdqu xmmword ptr [rbp + 0], xmm1 pxor xmm10, xmm10 mov r11, 1 pinsrq xmm10, r11, 0 vpaddd xmm1, xmm1, xmm10 cmp rdx, 0 jne L162 vpshufb xmm1, xmm1, xmm0 movdqu xmmword ptr [rbp + 32], xmm1 jmp L163 L162: movdqu xmmword ptr [rbp + 32], xmm8 add rcx, 128 pextrq rbx, xmm1, 0 and rbx, 255 vpshufb xmm1, xmm1, xmm0 lea r14, qword ptr [rdi + 96] movdqu xmm8, xmmword ptr [rbp + 32] movdqu xmm7, xmmword ptr [rdi + 80] movdqu xmm4, xmmword ptr [rdi + 64] movdqu xmm5, xmmword ptr [rdi + 48] movdqu xmm6, xmmword ptr [rdi + 32] vpshufb xmm7, xmm7, xmm0 movdqu xmm2, xmmword ptr [rdi + 16] vpshufb xmm4, xmm4, xmm0 movdqu xmm3, xmmword ptr [rdi + 0] vpshufb xmm5, xmm5, xmm0 movdqu xmmword ptr [rbp + 48], xmm4 vpshufb xmm6, xmm6, xmm0 movdqu xmmword ptr [rbp + 64], xmm5 vpshufb xmm2, xmm2, xmm0 movdqu xmmword ptr [rbp + 80], xmm6 vpshufb xmm3, xmm3, xmm0 movdqu xmmword ptr [rbp + 96], xmm2 movdqu xmmword ptr [rbp + 112], xmm3 pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 vpxor xmm4, xmm4, xmm4 movdqu xmm15, xmmword ptr [rcx + -128] vpaddd xmm10, xmm1, xmm2 vpaddd xmm11, xmm10, xmm2 vpaddd xmm12, xmm11, xmm2 vpaddd xmm13, xmm12, xmm2 vpaddd xmm14, xmm13, xmm2 vpxor xmm9, xmm1, xmm15 movdqu xmmword ptr [rbp + 16], xmm4 cmp rdx, 6 jne L164 sub r14, 96 jmp L165 L164: L165: jmp L167 ALIGN 16 L166: add rbx, 6 cmp rbx, 256 jb L168 mov r11, 579005069656919567 pinsrq xmm0, r11, 0 mov r11, 283686952306183 pinsrq xmm0, r11, 1 vpshufb xmm6, xmm1, xmm0 pxor xmm5, xmm5 mov r11, 1 pinsrq xmm5, r11, 0 vpaddd xmm10, xmm6, xmm5 pxor xmm5, xmm5 mov r11, 2 pinsrq xmm5, r11, 0 vpaddd xmm11, xmm6, xmm5 movdqu xmm3, xmmword ptr [r9 + -32] vpaddd xmm12, xmm10, xmm5 vpshufb xmm10, xmm10, xmm0 vpaddd xmm13, xmm11, xmm5 vpshufb xmm11, xmm11, xmm0 vpxor xmm10, xmm10, xmm15 vpaddd xmm14, xmm12, xmm5 vpshufb xmm12, xmm12, xmm0 vpxor xmm11, xmm11, xmm15 vpaddd xmm1, xmm13, xmm5 vpshufb xmm13, xmm13, xmm0 vpshufb xmm14, xmm14, xmm0 vpshufb xmm1, xmm1, xmm0 sub rbx, 256 jmp L169 L168: movdqu xmm3, xmmword ptr [r9 + -32] vpaddd xmm1, xmm2, xmm14 vpxor xmm10, xmm10, xmm15 vpxor xmm11, xmm11, xmm15 L169: movdqu xmmword ptr [rbp + 128], xmm1 vpclmulqdq xmm5, xmm7, xmm3, 16 vpxor xmm12, xmm12, xmm15 movdqu xmm2, xmmword ptr [rcx + -112] vpclmulqdq xmm6, xmm7, xmm3, 1 vaesenc xmm9, xmm9, xmm2 movdqu xmm0, xmmword ptr [rbp + 48] vpxor xmm13, xmm13, xmm15 vpclmulqdq xmm1, xmm7, xmm3, 0 vaesenc xmm10, xmm10, xmm2 vpxor xmm14, xmm14, xmm15 vpclmulqdq xmm7, xmm7, xmm3, 17 vaesenc xmm11, xmm11, xmm2 movdqu xmm3, xmmword ptr [r9 + -16] vaesenc xmm12, xmm12, xmm2 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm3, 0 vpxor xmm8, xmm8, xmm4 vaesenc xmm13, xmm13, xmm2 vpxor xmm4, xmm1, xmm5 vpclmulqdq xmm1, xmm0, xmm3, 16 vaesenc xmm14, xmm14, xmm2 movdqu xmm15, xmmword ptr [rcx + -96] vpclmulqdq xmm2, xmm0, xmm3, 1 vaesenc xmm9, xmm9, xmm15 vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpclmulqdq xmm3, xmm0, xmm3, 17 movdqu xmm0, xmmword ptr [rbp + 64] vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 88] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 80] vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 32], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 40], r12 movdqu xmm5, xmmword ptr [r9 + 16] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -80] vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm0, xmm5, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm5, 16 vaesenc xmm10, xmm10, xmm15 vpxor xmm7, xmm7, xmm3 vpclmulqdq xmm3, xmm0, xmm5, 1 vaesenc xmm11, xmm11, xmm15 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [rbp + 80] vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -64] vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm1, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm1, 16 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 72] vpxor xmm7, xmm7, xmm5 vpclmulqdq xmm5, xmm0, xmm1, 1 vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 64] vpclmulqdq xmm1, xmm0, xmm1, 17 movdqu xmm0, xmmword ptr [rbp + 96] vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 48], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 56], r12 vpxor xmm4, xmm4, xmm2 movdqu xmm2, xmmword ptr [r9 + 64] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -48] vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm2, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm2, 16 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 56] vpxor xmm7, xmm7, xmm1 vpclmulqdq xmm1, xmm0, xmm2, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 112] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 48] vpclmulqdq xmm2, xmm0, xmm2, 17 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 64], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 72], r12 vpxor xmm4, xmm4, xmm3 movdqu xmm3, xmmword ptr [r9 + 80] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -32] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm8, xmm3, 16 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm8, xmm3, 1 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 40] vpxor xmm7, xmm7, xmm2 vpclmulqdq xmm2, xmm8, xmm3, 0 vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 32] vpclmulqdq xmm8, xmm8, xmm3, 17 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 80], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 88], r12 vpxor xmm6, xmm6, xmm5 vaesenc xmm14, xmm14, xmm15 vpxor xmm6, xmm6, xmm1 movdqu xmm15, xmmword ptr [rcx + -16] vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm2 pxor xmm3, xmm3 mov r11, 13979173243358019584 pinsrq xmm3, r11, 1 vaesenc xmm9, xmm9, xmm15 vpxor xmm7, xmm7, xmm8 vaesenc xmm10, xmm10, xmm15 vpxor xmm4, xmm4, xmm5 movbe r13, qword ptr [r14 + 24] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 16] vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 mov qword ptr [rbp + 96], r13 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 104], r12 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm1, xmmword ptr [rcx + 0] vaesenc xmm9, xmm9, xmm1 movdqu xmm15, xmmword ptr [rcx + 16] vaesenc xmm10, xmm10, xmm1 vpsrldq xmm6, xmm6, 8 vaesenc xmm11, xmm11, xmm1 vpxor xmm7, xmm7, xmm6 vaesenc xmm12, xmm12, xmm1 vpxor xmm4, xmm4, xmm0 movbe r13, qword ptr [r14 + 8] vaesenc xmm13, xmm13, xmm1 movbe r12, qword ptr [r14 + 0] vaesenc xmm14, xmm14, xmm1 movdqu xmm1, xmmword ptr [rcx + 32] vaesenc xmm9, xmm9, xmm15 movdqu xmmword ptr [rbp + 16], xmm7 vpalignr xmm8, xmm4, xmm4, 8 vaesenc xmm10, xmm10, xmm15 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm2, xmm1, xmmword ptr [rdi + 0] vaesenc xmm11, xmm11, xmm15 vpxor xmm0, xmm1, xmmword ptr [rdi + 16] vaesenc xmm12, xmm12, xmm15 vpxor xmm5, xmm1, xmmword ptr [rdi + 32] vaesenc xmm13, xmm13, xmm15 vpxor xmm6, xmm1, xmmword ptr [rdi + 48] vaesenc xmm14, xmm14, xmm15 vpxor xmm7, xmm1, xmmword ptr [rdi + 64] vpxor xmm3, xmm1, xmmword ptr [rdi + 80] movdqu xmm1, xmmword ptr [rbp + 128] vaesenclast xmm9, xmm9, xmm2 pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 vaesenclast xmm10, xmm10, xmm0 vpaddd xmm0, xmm1, xmm2 mov qword ptr [rbp + 112], r13 lea rdi, qword ptr [rdi + 96] vaesenclast xmm11, xmm11, xmm5 vpaddd xmm5, xmm0, xmm2 mov qword ptr [rbp + 120], r12 lea rsi, qword ptr [rsi + 96] movdqu xmm15, xmmword ptr [rcx + -128] vaesenclast xmm12, xmm12, xmm6 vpaddd xmm6, xmm5, xmm2 vaesenclast xmm13, xmm13, xmm7 vpaddd xmm7, xmm6, xmm2 vaesenclast xmm14, xmm14, xmm3 vpaddd xmm3, xmm7, xmm2 sub rdx, 6 cmp rdx, 6 jbe L170 add r14, 96 jmp L171 L170: L171: cmp rdx, 0 jbe L172 movdqu xmmword ptr [rsi + -96], xmm9 vpxor xmm9, xmm1, xmm15 movdqu xmmword ptr [rsi + -80], xmm10 movdqu xmm10, xmm0 movdqu xmmword ptr [rsi + -64], xmm11 movdqu xmm11, xmm5 movdqu xmmword ptr [rsi + -48], xmm12 movdqu xmm12, xmm6 movdqu xmmword ptr [rsi + -32], xmm13 movdqu xmm13, xmm7 movdqu xmmword ptr [rsi + -16], xmm14 movdqu xmm14, xmm3 movdqu xmm7, xmmword ptr [rbp + 32] jmp L173 L172: vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpxor xmm8, xmm8, xmm4 L173: ALIGN 16 L167: cmp rdx, 0 ja L166 movdqu xmmword ptr [rbp + 32], xmm1 movdqu xmmword ptr [rsi + -96], xmm9 movdqu xmmword ptr [rsi + -80], xmm10 movdqu xmmword ptr [rsi + -64], xmm11 movdqu xmmword ptr [rsi + -48], xmm12 movdqu xmmword ptr [rsi + -32], xmm13 movdqu xmmword ptr [rsi + -16], xmm14 sub rcx, 128 L163: movdqu xmm11, xmmword ptr [rbp + 32] mov r8, rcx mov rax, qword ptr [rsp + 312] mov rdi, qword ptr [rsp + 320] mov rdx, qword ptr [rsp + 328] mov r14, rdx mov r12, 579005069656919567 pinsrq xmm9, r12, 0 mov r12, 283686952306183 pinsrq xmm9, r12, 1 pshufb xmm11, xmm9 mov rbx, rdi mov r12, rdx mov rdi, rax mov r11, rdi jmp L175 ALIGN 16 L174: add r11, 80 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 add r11, 96 sub rdx, 6 ALIGN 16 L175: cmp rdx, 6 jae L174 cmp rdx, 0 jbe L176 mov r10, rdx sub r10, 1 imul r10, 16 add r11, r10 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 cmp rdx, 1 jne L178 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 jmp L179 L178: sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 2 je L180 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 3 je L182 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 4 je L184 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 jmp L185 L184: L185: jmp L183 L182: L183: jmp L181 L180: L181: vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 L179: pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L177 L176: L177: mov rdi, rbx mov rdx, r12 pxor xmm10, xmm10 mov rbx, 1 pinsrd xmm10, ebx, 0 mov r11, rax mov r10, rdi mov rbx, 0 jmp L187 ALIGN 16 L186: movdqu xmm0, xmm11 pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenclast xmm0, xmm2 pxor xmm2, xmm2 movdqu xmm2, xmmword ptr [r11 + 0] pxor xmm2, xmm0 movdqu xmmword ptr [r10 + 0], xmm2 add rbx, 1 add r11, 16 add r10, 16 paddd xmm11, xmm10 ALIGN 16 L187: cmp rbx, rdx jne L186 add r14, qword ptr [rsp + 304] imul r14, 16 mov r13, qword ptr [rsp + 344] cmp r13, r14 jbe L188 mov rax, qword ptr [rsp + 336] mov r10, r13 and r10, 15 movdqu xmm0, xmmword ptr [rax + 0] movdqu xmm10, xmm0 cmp r10, 8 jae L190 mov rcx, 0 pinsrq xmm0, rcx, 1 mov rcx, r10 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 0 and rcx, r11 pinsrq xmm0, rcx, 0 jmp L191 L190: mov rcx, r10 sub rcx, 8 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 1 and rcx, r11 pinsrq xmm0, rcx, 1 L191: pshufb xmm0, xmm9 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 movdqu xmm0, xmm11 pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenclast xmm0, xmm2 pxor xmm2, xmm2 pxor xmm10, xmm0 movdqu xmmword ptr [rax + 0], xmm10 jmp L189 L188: L189: mov r11, r15 pxor xmm0, xmm0 mov rax, r11 imul rax, 8 pinsrq xmm0, rax, 1 mov rax, r13 imul rax, 8 pinsrq xmm0, rax, 0 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 movdqu xmm0, xmmword ptr [rbp + 0] pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenclast xmm0, xmm2 pxor xmm2, xmm2 pshufb xmm8, xmm9 pxor xmm8, xmm0 mov r15, qword ptr [rsp + 360] movdqu xmm0, xmmword ptr [r15 + 0] pcmpeqd xmm0, xmm8 pextrq rdx, xmm0, 0 sub rdx, 18446744073709551615 mov rax, 0 adc rax, 0 pextrq rdx, xmm0, 1 sub rdx, 18446744073709551615 mov rdx, 0 adc rdx, 0 add rax, rdx mov rcx, rax pop rax pinsrq xmm6, rax, 1 pop rax pinsrq xmm6, rax, 0 pop rax pinsrq xmm7, rax, 1 pop rax pinsrq xmm7, rax, 0 pop rax pinsrq xmm8, rax, 1 pop rax pinsrq xmm8, rax, 0 pop rax pinsrq xmm9, rax, 1 pop rax pinsrq xmm9, rax, 0 pop rax pinsrq xmm10, rax, 1 pop rax pinsrq xmm10, rax, 0 pop rax pinsrq xmm11, rax, 1 pop rax pinsrq xmm11, rax, 0 pop rax pinsrq xmm12, rax, 1 pop rax pinsrq xmm12, rax, 0 pop rax pinsrq xmm13, rax, 1 pop rax pinsrq xmm13, rax, 0 pop rax pinsrq xmm14, rax, 1 pop rax pinsrq xmm14, rax, 0 pop rax pinsrq xmm15, rax, 1 pop rax pinsrq xmm15, rax, 0 pop rbx pop rbp pop rdi pop rsi pop r12 pop r13 pop r14 pop r15 mov rax, rcx ret gcm128_decrypt_opt endp ALIGN 16 gcm256_decrypt_opt proc push r15 push r14 push r13 push r12 push rsi push rdi push rbp push rbx pextrq rax, xmm15, 0 push rax pextrq rax, xmm15, 1 push rax pextrq rax, xmm14, 0 push rax pextrq rax, xmm14, 1 push rax pextrq rax, xmm13, 0 push rax pextrq rax, xmm13, 1 push rax pextrq rax, xmm12, 0 push rax pextrq rax, xmm12, 1 push rax pextrq rax, xmm11, 0 push rax pextrq rax, xmm11, 1 push rax pextrq rax, xmm10, 0 push rax pextrq rax, xmm10, 1 push rax pextrq rax, xmm9, 0 push rax pextrq rax, xmm9, 1 push rax pextrq rax, xmm8, 0 push rax pextrq rax, xmm8, 1 push rax pextrq rax, xmm7, 0 push rax pextrq rax, xmm7, 1 push rax pextrq rax, xmm6, 0 push rax pextrq rax, xmm6, 1 push rax mov rdi, rcx mov rsi, rdx mov rdx, r8 mov rcx, r9 mov r8, qword ptr [rsp + 264] mov r9, qword ptr [rsp + 272] mov rbp, qword ptr [rsp + 352] mov r13, rcx lea r9, qword ptr [r9 + 32] mov rbx, qword ptr [rsp + 280] mov rcx, rdx imul rcx, 16 mov r10, 579005069656919567 pinsrq xmm9, r10, 0 mov r10, 283686952306183 pinsrq xmm9, r10, 1 pxor xmm8, xmm8 mov r11, rdi jmp L193 ALIGN 16 L192: add r11, 80 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 add r11, 96 sub rdx, 6 ALIGN 16 L193: cmp rdx, 6 jae L192 cmp rdx, 0 jbe L194 mov r10, rdx sub r10, 1 imul r10, 16 add r11, r10 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 cmp rdx, 1 jne L196 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 jmp L197 L196: sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 2 je L198 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 3 je L200 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 4 je L202 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 jmp L203 L202: L203: jmp L201 L200: L201: jmp L199 L198: L199: vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 L197: pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L195 L194: L195: mov r15, rsi cmp rsi, rcx jbe L204 movdqu xmm0, xmmword ptr [rbx + 0] mov r10, rsi and r10, 15 cmp r10, 8 jae L206 mov rcx, 0 pinsrq xmm0, rcx, 1 mov rcx, r10 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 0 and rcx, r11 pinsrq xmm0, rcx, 0 jmp L207 L206: mov rcx, r10 sub rcx, 8 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 1 and rcx, r11 pinsrq xmm0, rcx, 1 L207: pshufb xmm0, xmm9 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L205 L204: L205: mov rdi, qword ptr [rsp + 288] mov rsi, qword ptr [rsp + 296] mov rdx, qword ptr [rsp + 304] mov rcx, r13 movdqu xmm0, xmm9 movdqu xmm1, xmmword ptr [r8 + 0] movdqu xmmword ptr [rbp + 0], xmm1 pxor xmm10, xmm10 mov r11, 1 pinsrq xmm10, r11, 0 vpaddd xmm1, xmm1, xmm10 cmp rdx, 0 jne L208 vpshufb xmm1, xmm1, xmm0 movdqu xmmword ptr [rbp + 32], xmm1 jmp L209 L208: movdqu xmmword ptr [rbp + 32], xmm8 add rcx, 128 pextrq rbx, xmm1, 0 and rbx, 255 vpshufb xmm1, xmm1, xmm0 lea r14, qword ptr [rdi + 96] movdqu xmm8, xmmword ptr [rbp + 32] movdqu xmm7, xmmword ptr [rdi + 80] movdqu xmm4, xmmword ptr [rdi + 64] movdqu xmm5, xmmword ptr [rdi + 48] movdqu xmm6, xmmword ptr [rdi + 32] vpshufb xmm7, xmm7, xmm0 movdqu xmm2, xmmword ptr [rdi + 16] vpshufb xmm4, xmm4, xmm0 movdqu xmm3, xmmword ptr [rdi + 0] vpshufb xmm5, xmm5, xmm0 movdqu xmmword ptr [rbp + 48], xmm4 vpshufb xmm6, xmm6, xmm0 movdqu xmmword ptr [rbp + 64], xmm5 vpshufb xmm2, xmm2, xmm0 movdqu xmmword ptr [rbp + 80], xmm6 vpshufb xmm3, xmm3, xmm0 movdqu xmmword ptr [rbp + 96], xmm2 movdqu xmmword ptr [rbp + 112], xmm3 pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 vpxor xmm4, xmm4, xmm4 movdqu xmm15, xmmword ptr [rcx + -128] vpaddd xmm10, xmm1, xmm2 vpaddd xmm11, xmm10, xmm2 vpaddd xmm12, xmm11, xmm2 vpaddd xmm13, xmm12, xmm2 vpaddd xmm14, xmm13, xmm2 vpxor xmm9, xmm1, xmm15 movdqu xmmword ptr [rbp + 16], xmm4 cmp rdx, 6 jne L210 sub r14, 96 jmp L211 L210: L211: jmp L213 ALIGN 16 L212: add rbx, 6 cmp rbx, 256 jb L214 mov r11, 579005069656919567 pinsrq xmm0, r11, 0 mov r11, 283686952306183 pinsrq xmm0, r11, 1 vpshufb xmm6, xmm1, xmm0 pxor xmm5, xmm5 mov r11, 1 pinsrq xmm5, r11, 0 vpaddd xmm10, xmm6, xmm5 pxor xmm5, xmm5 mov r11, 2 pinsrq xmm5, r11, 0 vpaddd xmm11, xmm6, xmm5 movdqu xmm3, xmmword ptr [r9 + -32] vpaddd xmm12, xmm10, xmm5 vpshufb xmm10, xmm10, xmm0 vpaddd xmm13, xmm11, xmm5 vpshufb xmm11, xmm11, xmm0 vpxor xmm10, xmm10, xmm15 vpaddd xmm14, xmm12, xmm5 vpshufb xmm12, xmm12, xmm0 vpxor xmm11, xmm11, xmm15 vpaddd xmm1, xmm13, xmm5 vpshufb xmm13, xmm13, xmm0 vpshufb xmm14, xmm14, xmm0 vpshufb xmm1, xmm1, xmm0 sub rbx, 256 jmp L215 L214: movdqu xmm3, xmmword ptr [r9 + -32] vpaddd xmm1, xmm2, xmm14 vpxor xmm10, xmm10, xmm15 vpxor xmm11, xmm11, xmm15 L215: movdqu xmmword ptr [rbp + 128], xmm1 vpclmulqdq xmm5, xmm7, xmm3, 16 vpxor xmm12, xmm12, xmm15 movdqu xmm2, xmmword ptr [rcx + -112] vpclmulqdq xmm6, xmm7, xmm3, 1 vaesenc xmm9, xmm9, xmm2 movdqu xmm0, xmmword ptr [rbp + 48] vpxor xmm13, xmm13, xmm15 vpclmulqdq xmm1, xmm7, xmm3, 0 vaesenc xmm10, xmm10, xmm2 vpxor xmm14, xmm14, xmm15 vpclmulqdq xmm7, xmm7, xmm3, 17 vaesenc xmm11, xmm11, xmm2 movdqu xmm3, xmmword ptr [r9 + -16] vaesenc xmm12, xmm12, xmm2 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm3, 0 vpxor xmm8, xmm8, xmm4 vaesenc xmm13, xmm13, xmm2 vpxor xmm4, xmm1, xmm5 vpclmulqdq xmm1, xmm0, xmm3, 16 vaesenc xmm14, xmm14, xmm2 movdqu xmm15, xmmword ptr [rcx + -96] vpclmulqdq xmm2, xmm0, xmm3, 1 vaesenc xmm9, xmm9, xmm15 vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpclmulqdq xmm3, xmm0, xmm3, 17 movdqu xmm0, xmmword ptr [rbp + 64] vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 88] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 80] vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 32], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 40], r12 movdqu xmm5, xmmword ptr [r9 + 16] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -80] vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm0, xmm5, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm5, 16 vaesenc xmm10, xmm10, xmm15 vpxor xmm7, xmm7, xmm3 vpclmulqdq xmm3, xmm0, xmm5, 1 vaesenc xmm11, xmm11, xmm15 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [rbp + 80] vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -64] vpxor xmm6, xmm6, xmm2 vpclmulqdq xmm2, xmm0, xmm1, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm1, 16 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 72] vpxor xmm7, xmm7, xmm5 vpclmulqdq xmm5, xmm0, xmm1, 1 vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 64] vpclmulqdq xmm1, xmm0, xmm1, 17 movdqu xmm0, xmmword ptr [rbp + 96] vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 48], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 56], r12 vpxor xmm4, xmm4, xmm2 movdqu xmm2, xmmword ptr [r9 + 64] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -48] vpxor xmm6, xmm6, xmm3 vpclmulqdq xmm3, xmm0, xmm2, 0 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm0, xmm2, 16 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 56] vpxor xmm7, xmm7, xmm1 vpclmulqdq xmm1, xmm0, xmm2, 1 vpxor xmm8, xmm8, xmmword ptr [rbp + 112] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 48] vpclmulqdq xmm2, xmm0, xmm2, 17 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 64], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 72], r12 vpxor xmm4, xmm4, xmm3 movdqu xmm3, xmmword ptr [r9 + 80] vaesenc xmm14, xmm14, xmm15 movdqu xmm15, xmmword ptr [rcx + -32] vpxor xmm6, xmm6, xmm5 vpclmulqdq xmm5, xmm8, xmm3, 16 vaesenc xmm9, xmm9, xmm15 vpxor xmm6, xmm6, xmm1 vpclmulqdq xmm1, xmm8, xmm3, 1 vaesenc xmm10, xmm10, xmm15 movbe r13, qword ptr [r14 + 40] vpxor xmm7, xmm7, xmm2 vpclmulqdq xmm2, xmm8, xmm3, 0 vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 32] vpclmulqdq xmm8, xmm8, xmm3, 17 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 80], r13 vaesenc xmm13, xmm13, xmm15 mov qword ptr [rbp + 88], r12 vpxor xmm6, xmm6, xmm5 vaesenc xmm14, xmm14, xmm15 vpxor xmm6, xmm6, xmm1 movdqu xmm15, xmmword ptr [rcx + -16] vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm2 pxor xmm3, xmm3 mov r11, 13979173243358019584 pinsrq xmm3, r11, 1 vaesenc xmm9, xmm9, xmm15 vpxor xmm7, xmm7, xmm8 vaesenc xmm10, xmm10, xmm15 vpxor xmm4, xmm4, xmm5 movbe r13, qword ptr [r14 + 24] vaesenc xmm11, xmm11, xmm15 movbe r12, qword ptr [r14 + 16] vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 mov qword ptr [rbp + 96], r13 vaesenc xmm12, xmm12, xmm15 mov qword ptr [rbp + 104], r12 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 movdqu xmm1, xmmword ptr [rcx + 0] vaesenc xmm9, xmm9, xmm1 movdqu xmm15, xmmword ptr [rcx + 16] vaesenc xmm10, xmm10, xmm1 vpsrldq xmm6, xmm6, 8 vaesenc xmm11, xmm11, xmm1 vpxor xmm7, xmm7, xmm6 vaesenc xmm12, xmm12, xmm1 vpxor xmm4, xmm4, xmm0 movbe r13, qword ptr [r14 + 8] vaesenc xmm13, xmm13, xmm1 movbe r12, qword ptr [r14 + 0] vaesenc xmm14, xmm14, xmm1 movdqu xmm1, xmmword ptr [rcx + 32] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 vaesenc xmm9, xmm9, xmm1 vaesenc xmm10, xmm10, xmm1 vaesenc xmm11, xmm11, xmm1 vaesenc xmm12, xmm12, xmm1 vaesenc xmm13, xmm13, xmm1 movdqu xmm15, xmmword ptr [rcx + 48] vaesenc xmm14, xmm14, xmm1 movdqu xmm1, xmmword ptr [rcx + 64] vaesenc xmm9, xmm9, xmm15 vaesenc xmm10, xmm10, xmm15 vaesenc xmm11, xmm11, xmm15 vaesenc xmm12, xmm12, xmm15 vaesenc xmm13, xmm13, xmm15 vaesenc xmm14, xmm14, xmm15 vaesenc xmm9, xmm9, xmm1 vaesenc xmm10, xmm10, xmm1 vaesenc xmm11, xmm11, xmm1 vaesenc xmm12, xmm12, xmm1 vaesenc xmm13, xmm13, xmm1 movdqu xmm15, xmmword ptr [rcx + 80] vaesenc xmm14, xmm14, xmm1 movdqu xmm1, xmmword ptr [rcx + 96] vaesenc xmm9, xmm9, xmm15 movdqu xmmword ptr [rbp + 16], xmm7 vpalignr xmm8, xmm4, xmm4, 8 vaesenc xmm10, xmm10, xmm15 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm2, xmm1, xmmword ptr [rdi + 0] vaesenc xmm11, xmm11, xmm15 vpxor xmm0, xmm1, xmmword ptr [rdi + 16] vaesenc xmm12, xmm12, xmm15 vpxor xmm5, xmm1, xmmword ptr [rdi + 32] vaesenc xmm13, xmm13, xmm15 vpxor xmm6, xmm1, xmmword ptr [rdi + 48] vaesenc xmm14, xmm14, xmm15 vpxor xmm7, xmm1, xmmword ptr [rdi + 64] vpxor xmm3, xmm1, xmmword ptr [rdi + 80] movdqu xmm1, xmmword ptr [rbp + 128] vaesenclast xmm9, xmm9, xmm2 pxor xmm2, xmm2 mov r11, 72057594037927936 pinsrq xmm2, r11, 1 vaesenclast xmm10, xmm10, xmm0 vpaddd xmm0, xmm1, xmm2 mov qword ptr [rbp + 112], r13 lea rdi, qword ptr [rdi + 96] vaesenclast xmm11, xmm11, xmm5 vpaddd xmm5, xmm0, xmm2 mov qword ptr [rbp + 120], r12 lea rsi, qword ptr [rsi + 96] movdqu xmm15, xmmword ptr [rcx + -128] vaesenclast xmm12, xmm12, xmm6 vpaddd xmm6, xmm5, xmm2 vaesenclast xmm13, xmm13, xmm7 vpaddd xmm7, xmm6, xmm2 vaesenclast xmm14, xmm14, xmm3 vpaddd xmm3, xmm7, xmm2 sub rdx, 6 cmp rdx, 6 jbe L216 add r14, 96 jmp L217 L216: L217: cmp rdx, 0 jbe L218 movdqu xmmword ptr [rsi + -96], xmm9 vpxor xmm9, xmm1, xmm15 movdqu xmmword ptr [rsi + -80], xmm10 movdqu xmm10, xmm0 movdqu xmmword ptr [rsi + -64], xmm11 movdqu xmm11, xmm5 movdqu xmmword ptr [rsi + -48], xmm12 movdqu xmm12, xmm6 movdqu xmmword ptr [rsi + -32], xmm13 movdqu xmm13, xmm7 movdqu xmmword ptr [rsi + -16], xmm14 movdqu xmm14, xmm3 movdqu xmm7, xmmword ptr [rbp + 32] jmp L219 L218: vpxor xmm8, xmm8, xmmword ptr [rbp + 16] vpxor xmm8, xmm8, xmm4 L219: ALIGN 16 L213: cmp rdx, 0 ja L212 movdqu xmmword ptr [rbp + 32], xmm1 movdqu xmmword ptr [rsi + -96], xmm9 movdqu xmmword ptr [rsi + -80], xmm10 movdqu xmmword ptr [rsi + -64], xmm11 movdqu xmmword ptr [rsi + -48], xmm12 movdqu xmmword ptr [rsi + -32], xmm13 movdqu xmmword ptr [rsi + -16], xmm14 sub rcx, 128 L209: movdqu xmm11, xmmword ptr [rbp + 32] mov r8, rcx mov rax, qword ptr [rsp + 312] mov rdi, qword ptr [rsp + 320] mov rdx, qword ptr [rsp + 328] mov r14, rdx mov r12, 579005069656919567 pinsrq xmm9, r12, 0 mov r12, 283686952306183 pinsrq xmm9, r12, 1 pshufb xmm11, xmm9 mov rbx, rdi mov r12, rdx mov rdi, rax mov r11, rdi jmp L221 ALIGN 16 L220: add r11, 80 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 80] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 add r11, 96 sub rdx, 6 ALIGN 16 L221: cmp rdx, 6 jae L220 cmp rdx, 0 jbe L222 mov r10, rdx sub r10, 1 imul r10, 16 add r11, r10 movdqu xmm5, xmmword ptr [r9 + -32] movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 cmp rdx, 1 jne L224 vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 jmp L225 L224: sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 movdqu xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + -16] vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 2 je L226 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 16] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 3 je L228 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 32] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 cmp rdx, 4 je L230 sub r11, 16 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm0, xmmword ptr [r11 + 0] pshufb xmm0, xmm9 vpxor xmm4, xmm4, xmm1 movdqu xmm1, xmmword ptr [r9 + 64] vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 movdqu xmm5, xmm1 jmp L231 L230: L231: jmp L229 L228: L229: jmp L227 L226: L227: vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 vpxor xmm4, xmm4, xmm1 vpxor xmm6, xmm6, xmm2 vpxor xmm6, xmm6, xmm3 vpxor xmm7, xmm7, xmm5 L225: pxor xmm3, xmm3 mov r10, 3254779904 pinsrd xmm3, r10d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 jmp L223 L222: L223: mov rdi, rbx mov rdx, r12 pxor xmm10, xmm10 mov rbx, 1 pinsrd xmm10, ebx, 0 mov r11, rax mov r10, rdi mov rbx, 0 jmp L233 ALIGN 16 L232: movdqu xmm0, xmm11 pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 176] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 192] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 208] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 224] aesenclast xmm0, xmm2 pxor xmm2, xmm2 movdqu xmm2, xmmword ptr [r11 + 0] pxor xmm2, xmm0 movdqu xmmword ptr [r10 + 0], xmm2 add rbx, 1 add r11, 16 add r10, 16 paddd xmm11, xmm10 ALIGN 16 L233: cmp rbx, rdx jne L232 add r14, qword ptr [rsp + 304] imul r14, 16 mov r13, qword ptr [rsp + 344] cmp r13, r14 jbe L234 mov rax, qword ptr [rsp + 336] mov r10, r13 and r10, 15 movdqu xmm0, xmmword ptr [rax + 0] movdqu xmm10, xmm0 cmp r10, 8 jae L236 mov rcx, 0 pinsrq xmm0, rcx, 1 mov rcx, r10 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 0 and rcx, r11 pinsrq xmm0, rcx, 0 jmp L237 L236: mov rcx, r10 sub rcx, 8 shl rcx, 3 mov r11, 1 shl r11, cl sub r11, 1 pextrq rcx, xmm0, 1 and rcx, r11 pinsrq xmm0, rcx, 1 L237: pshufb xmm0, xmm9 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 movdqu xmm0, xmm11 pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 176] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 192] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 208] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 224] aesenclast xmm0, xmm2 pxor xmm2, xmm2 pxor xmm10, xmm0 movdqu xmmword ptr [rax + 0], xmm10 jmp L235 L234: L235: mov r11, r15 pxor xmm0, xmm0 mov rax, r11 imul rax, 8 pinsrq xmm0, rax, 1 mov rax, r13 imul rax, 8 pinsrq xmm0, rax, 0 movdqu xmm5, xmmword ptr [r9 + -32] vpxor xmm0, xmm8, xmm0 vpclmulqdq xmm1, xmm0, xmm5, 0 vpclmulqdq xmm2, xmm0, xmm5, 16 vpclmulqdq xmm3, xmm0, xmm5, 1 vpclmulqdq xmm5, xmm0, xmm5, 17 movdqu xmm4, xmm1 vpxor xmm6, xmm2, xmm3 movdqu xmm7, xmm5 pxor xmm3, xmm3 mov r11, 3254779904 pinsrd xmm3, r11d, 3 vpslldq xmm5, xmm6, 8 vpxor xmm4, xmm4, xmm5 vpalignr xmm0, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpsrldq xmm6, xmm6, 8 vpxor xmm7, xmm7, xmm6 vpxor xmm4, xmm4, xmm0 vpalignr xmm8, xmm4, xmm4, 8 vpclmulqdq xmm4, xmm4, xmm3, 16 vpxor xmm8, xmm8, xmm7 vpxor xmm8, xmm8, xmm4 movdqu xmm0, xmmword ptr [rbp + 0] pshufb xmm0, xmm9 movdqu xmm2, xmmword ptr [r8 + 0] pxor xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 16] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 32] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 48] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 64] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 80] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 96] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 112] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 128] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 144] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 160] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 176] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 192] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 208] aesenc xmm0, xmm2 movdqu xmm2, xmmword ptr [r8 + 224] aesenclast xmm0, xmm2 pxor xmm2, xmm2 pshufb xmm8, xmm9 pxor xmm8, xmm0 mov r15, qword ptr [rsp + 360] movdqu xmm0, xmmword ptr [r15 + 0] pcmpeqd xmm0, xmm8 pextrq rdx, xmm0, 0 sub rdx, 18446744073709551615 mov rax, 0 adc rax, 0 pextrq rdx, xmm0, 1 sub rdx, 18446744073709551615 mov rdx, 0 adc rdx, 0 add rax, rdx mov rcx, rax pop rax pinsrq xmm6, rax, 1 pop rax pinsrq xmm6, rax, 0 pop rax pinsrq xmm7, rax, 1 pop rax pinsrq xmm7, rax, 0 pop rax pinsrq xmm8, rax, 1 pop rax pinsrq xmm8, rax, 0 pop rax pinsrq xmm9, rax, 1 pop rax pinsrq xmm9, rax, 0 pop rax pinsrq xmm10, rax, 1 pop rax pinsrq xmm10, rax, 0 pop rax pinsrq xmm11, rax, 1 pop rax pinsrq xmm11, rax, 0 pop rax pinsrq xmm12, rax, 1 pop rax pinsrq xmm12, rax, 0 pop rax pinsrq xmm13, rax, 1 pop rax pinsrq xmm13, rax, 0 pop rax pinsrq xmm14, rax, 1 pop rax pinsrq xmm14, rax, 0 pop rax pinsrq xmm15, rax, 1 pop rax pinsrq xmm15, rax, 0 pop rbx pop rbp pop rdi pop rsi pop r12 pop r13 pop r14 pop r15 mov rax, rcx ret gcm256_decrypt_opt endp end
23.894326
43
0.673177
b989350d75745b2c047bd3ca3fc572611cb51257
2,596
asm
Assembly
programs/oeis/339/A339483.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
1
2021-03-15T11:38:20.000Z
2021-03-15T11:38:20.000Z
programs/oeis/339/A339483.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
programs/oeis/339/A339483.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
; A339483: Number of regular polygons that can be drawn with vertices on a centered hexagonal grid with side length n. ; 0,9,75,294,810,1815,3549,6300,10404,16245,24255,34914,48750,66339,88305,115320,148104,187425,234099,288990,353010,427119,512325,609684,720300,845325,985959,1143450,1319094,1514235,1730265,1968624,2230800,2518329,2832795,3175830,3549114,3954375,4393389,4867980,5380020,5931429,6524175,7160274,7841790,8570835,9349569,10180200,11064984,12006225,13006275,14067534,15192450,16383519,17643285,18974340,20379324,21860925,23421879,25064970,26793030,28608939,30515625,32516064,34613280,36810345,39110379,41516550,44032074,46660215,49404285,52267644,55253700,58365909,61607775,64982850,68494734,72147075,75943569,79887960,83984040,88235649,92646675,97221054,101962770,106875855,111964389,117232500,122684364,128324205,134156295,140184954,146414550,152849499,159494265,166353360,173431344,180732825,188262459,196024950,204025050,212267559,220757325,229499244,238498260,247759365,257287599,267088050,277165854,287526195,298174305,309115464,320355000,331898289,343750755,355917870,368405154,381218175,394362549,407843940,421668060,435840669,450367575,465254634,480507750,496132875,512136009,528523200,545300544,562474185,580050315,598035174,616435050,635256279,654505245,674188380,694312164,714883125,735907839,757392930,779345070,801770979,824677425,848071224,871959240,896348385,921245619,946657950,972592434,999056175,1026056325,1053600084,1081694700,1110347469,1139565735,1169356890,1199728374,1230687675,1262242329,1294399920,1327168080,1360554489,1394566875,1429213014,1464500730,1500437895,1537032429,1574292300,1612225524,1650840165,1690144335,1730146194,1770853950,1812275859,1854420225,1897295400,1940909784,1985271825,2030390019,2076272910,2122929090,2170367199,2218595925,2267624004,2317460220,2368113405,2419592439,2471906250,2525063814,2579074155,2633946345,2689689504,2746312800,2803825449,2862236715,2921555910,2981792394,3042955575,3105054909,3168099900,3232100100,3297065109,3363004575,3429928194,3497845710,3566766915,3636701649,3707659800,3779651304,3852686145,3926774355,4001926014,4078151250,4155460239,4233863205,4313370420,4393992204,4475738925,4558620999,4642648890,4727833110,4814184219,4901712825,4990429584,5080345200,5171470425,5263816059,5357392950,5452211994,5548284135,5645620365,5744231724,5844129300,5945324229,6047827695,6151650930,6256805214,6363301875,6471152289,6580367880,6690960120,6802940529,6916320675,7031112174,7147326690,7264975935,7384071669,7504625700,7626649884,7750156125 mul $0,2 add $0,1 pow $0,2 bin $0,2 mov $1,$0 div $1,12 mul $1,3
236
2,410
0.882126
524fe20361d861f05be3fa6d3b1ff13ccf08fd05
48
asm
Assembly
flame32-libs/unit-tests/test-inc-1.asm
drako0812/flame32
cf79e5fc14838cc3ca0dbe702bbdb8f157a587ab
[ "MIT" ]
2
2019-08-21T09:16:32.000Z
2020-08-12T12:56:08.000Z
flame32-libs/unit-tests/test-inc-1.asm
drako0812/flame32
cf79e5fc14838cc3ca0dbe702bbdb8f157a587ab
[ "MIT" ]
null
null
null
flame32-libs/unit-tests/test-inc-1.asm
drako0812/flame32
cf79e5fc14838cc3ca0dbe702bbdb8f157a587ab
[ "MIT" ]
null
null
null
#include "../../flame32.asm" ; Tests INC inc A
9.6
28
0.604167
72d8449ed189f3f24d914611a675deb5686a227f
394
asm
Assembly
programs/oeis/091/A091954.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/091/A091954.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/091/A091954.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A091954: Number of odd proper divisors of n. That is, the number of odd divisors of n that are less than n. ; 0,1,1,1,1,2,1,1,2,2,1,2,1,2,3,1,1,3,1,2,3,2,1,2,2,2,3,2,1,4,1,1,3,2,3,3,1,2,3,2,1,4,1,2,5,2,1,2,2,3,3,2,1,4,3,2,3,2,1,4,1,2,5,1,3,4,1,2,3,4,1,3,1,2,5,2,3,4,1,2,4,2,1,4,3,2,3,2,1,6,3,2,3,2,3,2,1,3,5,3 mov $2,$0 seq $0,1227 ; Number of odd divisors of n. mod $2,2 add $0,$2 sub $0,1
43.777778
201
0.588832
e661486d6f725841132c675b8e5f02f12c46d7e8
1,032
asm
Assembly
programs/oeis/014/A014601.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
1
2021-03-15T11:38:20.000Z
2021-03-15T11:38:20.000Z
programs/oeis/014/A014601.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
programs/oeis/014/A014601.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
; A014601: Numbers congruent to 0 or 3 mod 4. ; 0,3,4,7,8,11,12,15,16,19,20,23,24,27,28,31,32,35,36,39,40,43,44,47,48,51,52,55,56,59,60,63,64,67,68,71,72,75,76,79,80,83,84,87,88,91,92,95,96,99,100,103,104,107,108,111,112,115,116,119,120,123,124,127,128,131,132,135,136,139,140,143,144,147,148,151,152,155,156,159,160,163,164,167,168,171,172,175,176,179,180,183,184,187,188,191,192,195,196,199,200,203,204,207,208,211,212,215,216,219,220,223,224,227,228,231,232,235,236,239,240,243,244,247,248,251,252,255,256,259,260,263,264,267,268,271,272,275,276,279,280,283,284,287,288,291,292,295,296,299,300,303,304,307,308,311,312,315,316,319,320,323,324,327,328,331,332,335,336,339,340,343,344,347,348,351,352,355,356,359,360,363,364,367,368,371,372,375,376,379,380,383,384,387,388,391,392,395,396,399,400,403,404,407,408,411,412,415,416,419,420,423,424,427,428,431,432,435,436,439,440,443,444,447,448,451,452,455,456,459,460,463,464,467,468,471,472,475,476,479,480,483,484,487,488,491,492,495,496,499 mov $1,$0 mul $0,2 mod $1,2 add $1,$0
129
946
0.724806
b94a98682412b5268bd8787354ec746f7ee5bfda
2,061
asm
Assembly
text/pokedex_ratings.asm
adhi-thirumala/EvoYellow
6fb1b1d6a1fa84b02e2d982f270887f6c63cdf4c
[ "Unlicense" ]
16
2018-08-28T21:47:01.000Z
2022-02-20T20:29:59.000Z
text/pokedex_ratings.asm
adhi-thirumala/EvoYellow
6fb1b1d6a1fa84b02e2d982f270887f6c63cdf4c
[ "Unlicense" ]
5
2019-04-03T19:53:11.000Z
2022-03-11T22:49:34.000Z
text/pokedex_ratings.asm
adhi-thirumala/EvoYellow
6fb1b1d6a1fa84b02e2d982f270887f6c63cdf4c
[ "Unlicense" ]
2
2019-12-09T19:46:02.000Z
2020-12-05T21:36:30.000Z
_DexCompletionText:: text "#DEX comp-" line "letion is:" para "@" TX_NUM hDexRatingNumMonsSeen, 1, 3 text " #MON seen" line "@" TX_NUM hDexRatingNumMonsOwned, 1, 3 text " #MON owned" para "PROF.OAK's" line "Rating:" prompt _DexRatingText_Own0To9:: text "You still have" line "lots to do." cont "Look for #MON" cont "in grassy areas!" done _DexRatingText_Own10To19:: text "You're on the" line "right track! " cont "Get a FLASH HM" cont "from my AIDE!" done _DexRatingText_Own20To29:: text "You still need" line "more #MON!" cont "Try to catch" cont "other species!" done _DexRatingText_Own30To39:: text "Good, you're" line "trying hard!" cont "Get an ITEMFINDER" cont "from my AIDE!" done _DexRatingText_Own40To49:: text "Looking good!" line "Go find my AIDE" cont "when you get 50!" done _DexRatingText_Own50To59:: text "You finally got at" line "least 50 species!" cont "Be sure to get" cont "EXP.ALL from my" cont "AIDE!" done _DexRatingText_Own60To69:: text "Oh! This is get-" line "ting even better!" done _DexRatingText_Own70To79:: text "Very good!" line "Go fish for some" cont "marine #MON!" done _DexRatingText_Own80To89:: text "Wonderful!" line "Do you like to" cont "collect things?" done _DexRatingText_Own90To99:: text "I'm impressed!" line "It must have been" cont "difficult to do!" done _DexRatingText_Own100To109:: text "You finally got at" line "least 100 species!" cont "I can't believe" cont "how good you are!" done _DexRatingText_Own110To119:: text "You even have the" line "evolved forms of" cont "#MON! Super!" done _DexRatingText_Own120To129:: text "Excellent! Trade" line "with friends to" cont "get some more!" done _DexRatingText_Own130To139:: text "Outstanding!" line "You've become a" cont "real pro at this!" done _DexRatingText_Own140To149:: text "I have nothing" line "left to say!" cont "You're the" cont "authority now!" done _DexRatingText_Own150To151:: text "Your #DEX is" line "fully complete!" cont "Congratulations!" done
17.466102
36
0.711305
51c6038cf4ad95facb9e993cd2caeab149b9264e
1,509
asm
Assembly
programs/oeis/094/A094986.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/094/A094986.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/094/A094986.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A094986: a(n) = floor(9^n/5^n). ; 1,1,3,5,10,18,34,61,110,198,357,642,1156,2082,3748,6746,12143,21859,39346,70823,127482,229468,413042,743477,1338258,2408865,4335958,7804725,14048506,25287310,45517159,81930887,147475597,265456074,477820934,860077682,1548139828,2786651691,5015973044,9028751479,16251752662,29253154793,52655678627,94780221530,170604398754,307087917757,552758251963,994964853533,1790936736360,3223686125449,5802635025809,10444743046457,18800537483622,33840967470521,60913741446938,109644734604488,197360522288079,355248940118543,639448092213378,1151006565984081,2071811818771347,3729261273788425,6712670292819165,12082806527074497,21749051748734096,39148293147721373,70466927665898471,126840469798617248,228312845637511047,410963122147519885,739733619865535794,1331520515757964429,2396736928364335973,4314126471055804752,7765427647900448554,13977769766220807397,25159985579197453315,45287974042555415967,81518353276599748742,146733035897879547735,264119464616183185924,475415036309129734664,855747065356433522396,1540344717641580340313,2772620491754844612563,4990716885158720302614,8983290393285696544705,16169922707914253780470,29105860874245656804847,52390549573642182248725,94302989232555928047705,169745380618600670485869,305541685113481206874564,549975033204266172374216,989955059767679110273590,1781919107581822398492462,3207454393647280317286433,5773417908565104571115580,10392152235417188228008044,18705874023750938810414479 mov $1,9 pow $1,$0 mov $2,5 pow $2,$0 div $1,$2 mov $0,$1
150.9
1,415
0.902584
b587a8880c09bbaf6e325461b074164e0f712b3b
687
asm
Assembly
oeis/263/A263878.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/263/A263878.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/263/A263878.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A263878: a(n) = Sum_{k=0..n} (-1)^k*k*Fibonacci(k), where Fibonacci(k) = A000045(k). ; Submitted by Jon Maiga ; 0,-1,1,-5,7,-18,30,-61,107,-199,351,-628,1100,-1929,3349,-5801,9991,-17158,29354,-50085,85215,-144651,244991,-414120,698712,-1176913,1979305,-3323981,5574727,-9337914,15623286,-26111053,43594835,-72716239,121181919,-201779356,335713316,-558125913,927224509,-1539368945,2553997255,-4234788526,7017611906,-11622648885,19239335367,-31831307283,52639040255,-87008068176,143753226672,-237405133729,391908317521,-646707247253,1066759317895,-1759004114274,2899444734414,-4777667700061,7870012588091 lpb $0 add $3,$0 sub $0,1 add $3,$2 div $3,-1 add $2,$3 lpe mov $0,$2
52.846154
493
0.749636
68ce87f22e86371e7543e58f0a2dd91eb5ee39bf
202
asm
Assembly
libsrc/_DEVELOPMENT/adt/w_array/c/sdcc_iy/w_array_clear_fastcall.asm
meesokim/z88dk
5763c7778f19a71d936b3200374059d267066bb2
[ "ClArtistic" ]
null
null
null
libsrc/_DEVELOPMENT/adt/w_array/c/sdcc_iy/w_array_clear_fastcall.asm
meesokim/z88dk
5763c7778f19a71d936b3200374059d267066bb2
[ "ClArtistic" ]
null
null
null
libsrc/_DEVELOPMENT/adt/w_array/c/sdcc_iy/w_array_clear_fastcall.asm
meesokim/z88dk
5763c7778f19a71d936b3200374059d267066bb2
[ "ClArtistic" ]
null
null
null
; void w_array_clear_fastcall(w_array_t *a) SECTION code_adt_w_array PUBLIC _w_array_clear_fastcall defc _w_array_clear_fastcall = asm_w_array_clear INCLUDE "adt/w_array/z80/asm_w_array_clear.asm"
18.363636
48
0.851485
6f70cc4085f62b737bc5544c342c33a317595f85
6,298
asm
Assembly
Transynther/x86/_processed/NONE/_xt_/i9-9900K_12_0xca_notsx.log_21829_704.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
9
2020-08-13T19:41:58.000Z
2022-03-30T12:22:51.000Z
Transynther/x86/_processed/NONE/_xt_/i9-9900K_12_0xca_notsx.log_21829_704.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
1
2021-04-29T06:29:35.000Z
2021-05-13T21:02:30.000Z
Transynther/x86/_processed/NONE/_xt_/i9-9900K_12_0xca_notsx.log_21829_704.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
3
2020-07-14T17:07:07.000Z
2022-03-21T01:12:22.000Z
.global s_prepare_buffers s_prepare_buffers: push %r10 push %r12 push %r14 push %r15 push %r8 push %rax push %rbx push %rcx push %rdi push %rsi lea addresses_WT_ht+0xb628, %r15 nop nop nop and $40857, %r14 mov $0x6162636465666768, %rax movq %rax, %xmm7 movups %xmm7, (%r15) nop nop nop nop inc %rbx lea addresses_UC_ht+0x15728, %r10 nop nop nop nop nop cmp $11192, %rax mov (%r10), %r8 nop nop nop nop cmp %r15, %r15 lea addresses_UC_ht+0xb5e8, %rax nop nop nop nop dec %r12 mov $0x6162636465666768, %r14 movq %r14, %xmm6 vmovups %ymm6, (%rax) nop nop nop nop cmp $16775, %r12 lea addresses_D_ht+0xf628, %rsi lea addresses_UC_ht+0xf531, %rdi nop nop nop nop nop cmp $7169, %r10 mov $109, %rcx rep movsw nop nop nop nop nop add $42568, %r10 lea addresses_D_ht+0x8228, %rsi nop nop nop nop nop xor $6515, %r14 movw $0x6162, (%rsi) nop nop sub $46762, %r8 lea addresses_D_ht+0x14d74, %rsi lea addresses_UC_ht+0xf481, %rdi clflush (%rsi) nop sub %rax, %rax mov $35, %rcx rep movsq nop nop nop nop nop and %r14, %r14 lea addresses_WC_ht+0x1a428, %rdi nop cmp $15775, %r12 movb $0x61, (%rdi) nop nop nop nop nop sub $50051, %rbx pop %rsi pop %rdi pop %rcx pop %rbx pop %rax pop %r8 pop %r15 pop %r14 pop %r12 pop %r10 ret .global s_faulty_load s_faulty_load: push %r12 push %r13 push %r14 push %r9 push %rax push %rbx push %rsi // Store lea addresses_UC+0xa528, %r14 nop nop xor $19000, %r12 movl $0x51525354, (%r14) nop nop nop nop nop cmp $63479, %rsi // Load lea addresses_UC+0x7e28, %r9 clflush (%r9) nop nop nop nop nop cmp $33017, %r13 mov (%r9), %bx nop sub %r12, %r12 // Faulty Load lea addresses_RW+0x9e28, %rbx clflush (%rbx) sub $36553, %r12 movb (%rbx), %al lea oracles, %r9 and $0xff, %rax shlq $12, %rax mov (%r9,%rax,1), %rax pop %rsi pop %rbx pop %rax pop %r9 pop %r14 pop %r13 pop %r12 ret /* <gen_faulty_load> [REF] {'OP': 'LOAD', 'src': {'same': False, 'type': 'addresses_RW', 'NT': False, 'AVXalign': False, 'size': 4, 'congruent': 0}} {'OP': 'STOR', 'dst': {'same': False, 'type': 'addresses_UC', 'NT': False, 'AVXalign': False, 'size': 4, 'congruent': 6}} {'OP': 'LOAD', 'src': {'same': False, 'type': 'addresses_UC', 'NT': False, 'AVXalign': False, 'size': 2, 'congruent': 9}} [Faulty Load] {'OP': 'LOAD', 'src': {'same': True, 'type': 'addresses_RW', 'NT': False, 'AVXalign': False, 'size': 1, 'congruent': 0}} <gen_prepare_buffer> {'OP': 'STOR', 'dst': {'same': True, 'type': 'addresses_WT_ht', 'NT': False, 'AVXalign': False, 'size': 16, 'congruent': 9}} {'OP': 'LOAD', 'src': {'same': False, 'type': 'addresses_UC_ht', 'NT': False, 'AVXalign': False, 'size': 8, 'congruent': 5}} {'OP': 'STOR', 'dst': {'same': False, 'type': 'addresses_UC_ht', 'NT': False, 'AVXalign': False, 'size': 32, 'congruent': 5}} {'OP': 'REPM', 'src': {'same': False, 'congruent': 10, 'type': 'addresses_D_ht'}, 'dst': {'same': False, 'congruent': 0, 'type': 'addresses_UC_ht'}} {'OP': 'STOR', 'dst': {'same': True, 'type': 'addresses_D_ht', 'NT': False, 'AVXalign': False, 'size': 2, 'congruent': 10}} {'OP': 'REPM', 'src': {'same': False, 'congruent': 1, 'type': 'addresses_D_ht'}, 'dst': {'same': False, 'congruent': 0, 'type': 'addresses_UC_ht'}} {'OP': 'STOR', 'dst': {'same': False, 'type': 'addresses_WC_ht', 'NT': False, 'AVXalign': False, 'size': 1, 'congruent': 7}} {'32': 21829} 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 */
33.5
2,999
0.657987
3ea7a913b338561668dc933ee98743d349201e40
4,010
asm
Assembly
Transynther/x86/_processed/AVXALIGN/_zr_/i9-9900K_12_0xca_notsx.log_21829_1830.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
9
2020-08-13T19:41:58.000Z
2022-03-30T12:22:51.000Z
Transynther/x86/_processed/AVXALIGN/_zr_/i9-9900K_12_0xca_notsx.log_21829_1830.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
1
2021-04-29T06:29:35.000Z
2021-05-13T21:02:30.000Z
Transynther/x86/_processed/AVXALIGN/_zr_/i9-9900K_12_0xca_notsx.log_21829_1830.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
3
2020-07-14T17:07:07.000Z
2022-03-21T01:12:22.000Z
.global s_prepare_buffers s_prepare_buffers: ret .global s_faulty_load s_faulty_load: push %r10 push %r12 push %r13 push %r9 push %rcx push %rdi push %rsi // Store lea addresses_WC+0x11fc2, %rsi nop nop and %r10, %r10 mov $0x5152535455565758, %rcx movq %rcx, %xmm5 movaps %xmm5, (%rsi) nop nop nop nop nop xor $1453, %rcx // Faulty Load mov $0x158dc900000007c2, %r9 nop nop nop nop nop xor $39560, %r12 mov (%r9), %r10w lea oracles, %rcx and $0xff, %r10 shlq $12, %r10 mov (%rcx,%r10,1), %r10 pop %rsi pop %rdi pop %rcx pop %r9 pop %r13 pop %r12 pop %r10 ret /* <gen_faulty_load> [REF] {'OP': 'LOAD', 'src': {'same': False, 'type': 'addresses_NC', 'NT': False, 'AVXalign': False, 'size': 1, 'congruent': 0}} {'OP': 'STOR', 'dst': {'same': False, 'type': 'addresses_WC', 'NT': True, 'AVXalign': True, 'size': 16, 'congruent': 11}} [Faulty Load] {'OP': 'LOAD', 'src': {'same': True, 'type': 'addresses_NC', 'NT': True, 'AVXalign': False, 'size': 2, 'congruent': 0}} <gen_prepare_buffer> {'00': 21829} 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 */
63.650794
2,999
0.662344
f75f9bf54ca930f24c4af80d632781f5a7f6bd35
6,526
asm
Assembly
Transynther/x86/_processed/NONE/_xt_/i7-8650U_0xd2_notsx.log_10080_508.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
9
2020-08-13T19:41:58.000Z
2022-03-30T12:22:51.000Z
Transynther/x86/_processed/NONE/_xt_/i7-8650U_0xd2_notsx.log_10080_508.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
1
2021-04-29T06:29:35.000Z
2021-05-13T21:02:30.000Z
Transynther/x86/_processed/NONE/_xt_/i7-8650U_0xd2_notsx.log_10080_508.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
3
2020-07-14T17:07:07.000Z
2022-03-21T01:12:22.000Z
.global s_prepare_buffers s_prepare_buffers: push %r10 push %r13 push %r15 push %r9 push %rax push %rcx push %rdi push %rsi lea addresses_UC_ht+0x10a65, %rsi lea addresses_WC_ht+0xacf2, %rdi nop nop nop nop and $39894, %r9 mov $54, %rcx rep movsb nop nop nop cmp $25528, %r15 lea addresses_A_ht+0xe74a, %r13 nop nop nop cmp $18705, %rax mov $0x6162636465666768, %r9 movq %r9, (%r13) xor %rsi, %rsi lea addresses_normal_ht+0x176b2, %rsi lea addresses_normal_ht+0x1a5c2, %rdi nop nop sub $52555, %r10 mov $30, %rcx rep movsw nop nop nop nop nop dec %r9 lea addresses_UC_ht+0x989e, %rdi and %rcx, %rcx mov (%rdi), %r15w nop cmp $13954, %rsi lea addresses_WT_ht+0x12c92, %rcx nop nop nop nop and $6706, %r9 movb (%rcx), %r15b nop nop nop nop nop add %r13, %r13 lea addresses_A_ht+0x16b65, %r9 nop nop nop nop dec %r15 movb $0x61, (%r9) nop nop nop nop inc %rdi lea addresses_normal_ht+0x138a, %rsi nop nop nop nop nop xor %rax, %rax movups (%rsi), %xmm4 vpextrq $0, %xmm4, %r9 nop nop nop nop nop xor %r9, %r9 lea addresses_A_ht+0x192f2, %rsi nop nop inc %rax vmovups (%rsi), %ymm5 vextracti128 $0, %ymm5, %xmm5 vpextrq $0, %xmm5, %r15 nop nop nop nop xor %r13, %r13 lea addresses_A_ht+0xc5ea, %rsi clflush (%rsi) nop nop nop nop xor %r9, %r9 mov $0x6162636465666768, %rax movq %rax, %xmm4 and $0xffffffffffffffc0, %rsi movntdq %xmm4, (%rsi) nop nop nop nop nop and $16051, %r13 pop %rsi pop %rdi pop %rcx pop %rax pop %r9 pop %r15 pop %r13 pop %r10 ret .global s_faulty_load s_faulty_load: push %r11 push %r14 push %r8 push %rbp push %rdx // Load lea addresses_WT+0xe4f2, %r14 nop add %r11, %r11 vmovups (%r14), %ymm2 vextracti128 $1, %ymm2, %xmm2 vpextrq $0, %xmm2, %rbp nop nop nop nop inc %r14 // Faulty Load lea addresses_D+0x17cf2, %r11 xor %rbp, %rbp mov (%r11), %r14 lea oracles, %r11 and $0xff, %r14 shlq $12, %r14 mov (%r11,%r14,1), %r14 pop %rdx pop %rbp pop %r8 pop %r14 pop %r11 ret /* <gen_faulty_load> [REF] {'OP': 'LOAD', 'src': {'type': 'addresses_D', 'size': 8, 'AVXalign': False, 'NT': False, 'congruent': 0, 'same': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_WT', 'size': 32, 'AVXalign': False, 'NT': False, 'congruent': 11, 'same': False}} [Faulty Load] {'OP': 'LOAD', 'src': {'type': 'addresses_D', 'size': 8, 'AVXalign': False, 'NT': False, 'congruent': 0, 'same': True}} <gen_prepare_buffer> {'OP': 'REPM', 'src': {'type': 'addresses_UC_ht', 'congruent': 0, 'same': False}, 'dst': {'type': 'addresses_WC_ht', 'congruent': 11, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_A_ht', 'size': 8, 'AVXalign': False, 'NT': False, 'congruent': 2, 'same': True}} {'OP': 'REPM', 'src': {'type': 'addresses_normal_ht', 'congruent': 0, 'same': False}, 'dst': {'type': 'addresses_normal_ht', 'congruent': 1, 'same': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_UC_ht', 'size': 2, 'AVXalign': True, 'NT': False, 'congruent': 1, 'same': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_WT_ht', 'size': 1, 'AVXalign': False, 'NT': False, 'congruent': 5, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_A_ht', 'size': 1, 'AVXalign': False, 'NT': False, 'congruent': 0, 'same': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_normal_ht', 'size': 16, 'AVXalign': False, 'NT': False, 'congruent': 1, 'same': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_A_ht', 'size': 32, 'AVXalign': False, 'NT': False, 'congruent': 9, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_A_ht', 'size': 16, 'AVXalign': False, 'NT': True, 'congruent': 2, 'same': False}} {'36': 10080} 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 */
35.275676
2,999
0.658443
daac19f33e25ed58faee9e24f2bc9f53ba230d79
84
asm
Assembly
data/maps/headers/ViridianPokecenter.asm
opiter09/ASM-Machina
75d8e457b3e82cc7a99b8e70ada643ab02863ada
[ "CC0-1.0" ]
1
2022-02-15T00:19:44.000Z
2022-02-15T00:19:44.000Z
data/maps/headers/ViridianPokecenter.asm
opiter09/ASM-Machina
75d8e457b3e82cc7a99b8e70ada643ab02863ada
[ "CC0-1.0" ]
null
null
null
data/maps/headers/ViridianPokecenter.asm
opiter09/ASM-Machina
75d8e457b3e82cc7a99b8e70ada643ab02863ada
[ "CC0-1.0" ]
null
null
null
map_header ViridianPokecenter, VIRIDIAN_POKECENTER, POKECENTER, 0 end_map_header
21
66
0.857143
3eac8e96b8a767adf4003ad3579ffac71e59c5a8
1,049
asm
Assembly
_maps/Collapsing Floors.asm
kodishmediacenter/msu-md-sonic
3aa7c5e8add9660df2cd0eceaa214e7d59f2415c
[ "CC0-1.0" ]
9
2021-01-15T13:47:53.000Z
2022-01-17T15:33:55.000Z
_maps/Collapsing Floors.asm
kodishmediacenter/msu-md-sonic
3aa7c5e8add9660df2cd0eceaa214e7d59f2415c
[ "CC0-1.0" ]
7
2021-01-14T02:18:48.000Z
2021-03-24T15:44:30.000Z
_maps/Collapsing Floors.asm
kodishmediacenter/msu-md-sonic
3aa7c5e8add9660df2cd0eceaa214e7d59f2415c
[ "CC0-1.0" ]
2
2021-01-14T13:14:26.000Z
2021-01-29T17:46:04.000Z
; --------------------------------------------------------------------------- ; Sprite mappings - collapsing floors (MZ, SLZ, SBZ) ; --------------------------------------------------------------------------- Map_CFlo_internal: dc.w byte_874E-Map_CFlo_internal dc.w byte_8763-Map_CFlo_internal dc.w byte_878C-Map_CFlo_internal dc.w byte_87A1-Map_CFlo_internal byte_874E: dc.b 4 dc.b $F8, $D, 0, 0, $E0 ; MZ and SBZ blocks dc.b 8, $D, 0, 0, $E0 dc.b $F8, $D, 0, 0, 0 dc.b 8, $D, 0, 0, 0 byte_8763: dc.b 8 dc.b $F8, 5, 0, 0, $E0 dc.b $F8, 5, 0, 0, $F0 dc.b $F8, 5, 0, 0, 0 dc.b $F8, 5, 0, 0, $10 dc.b 8, 5, 0, 0, $E0 dc.b 8, 5, 0, 0, $F0 dc.b 8, 5, 0, 0, 0 dc.b 8, 5, 0, 0, $10 byte_878C: dc.b 4 dc.b $F8, $D, 0, 0, $E0 ; SLZ blocks dc.b 8, $D, 0, 8, $E0 dc.b $F8, $D, 0, 0, 0 dc.b 8, $D, 0, 8, 0 byte_87A1: dc.b 8 dc.b $F8, 5, 0, 0, $E0 dc.b $F8, 5, 0, 4, $F0 dc.b $F8, 5, 0, 0, 0 dc.b $F8, 5, 0, 4, $10 dc.b 8, 5, 0, 8, $E0 dc.b 8, 5, 0, $C, $F0 dc.b 8, 5, 0, 8, 0 dc.b 8, 5, 0, $C, $10 even
28.351351
77
0.448046
7aba6eb4f382ae15c0f4b5f4cfe732d7e7934180
2,234
asm
Assembly
programs/oeis/212/A212519.asm
jmorken/loda
99c09d2641e858b074f6344a352d13bc55601571
[ "Apache-2.0" ]
1
2021-03-15T11:38:20.000Z
2021-03-15T11:38:20.000Z
programs/oeis/212/A212519.asm
jmorken/loda
99c09d2641e858b074f6344a352d13bc55601571
[ "Apache-2.0" ]
null
null
null
programs/oeis/212/A212519.asm
jmorken/loda
99c09d2641e858b074f6344a352d13bc55601571
[ "Apache-2.0" ]
null
null
null
; A212519: Number of (w,x,y,z) with all terms in {1,...,n} and w>2x and y>=3z. ; 0,0,0,1,4,12,30,63,108,192,300,450,660,936,1260,1715,2240,2880,3672,4617,5670,7000,8470,10164,12144,14400,16848,19773,22932,26460,30450,34875,39600,45056,50864,57222,64260,71928,80028,89167,98800,109200,120540,132741,145530,159720,174570,190440,207552,225792,244800,265625,287300,310284,334854,360855,387828,417088,447412,479370,513300,549000,585900,625611,666624,709632,755040,802593,851598,903992,957950,1014300,1073520,1135296,1198800,1266325,1335700,1407900,1483482,1562067,1642680,1728000,1815480,1906254,2000964,2099160,2199708,2305703,2414192,2526480,2643300,2764125,2887650,3017416,3150034,3286992,3429120,3575808,3725568,3882417,4042500,4207500,4378350,4554351,4733820,4921280,5112380,5309010,5512212,5721192,5934060,6155875,6381760,6613824,6853224,7099065,7349238,7609368,7874022,8145540,8425200,8712000,9003600,9306221,9613844,9929052,10253250,10585323,10922688,11272192,11627200,11990550,12363780,12745656,13133340,13534335,13941360,14357520,14784492,15220917,15663690,16121000,16584890,17058744,17544384,18040320,18543168,19061833,19587652,20124300,20673750,21234375,21802500,22387776,22980804,23585562,24204180,24834888,25473708,26131067,26796800,27475200,28168560,28874961,29590110,30325240,31069390,31827180,32601072,33388992,34186320,35005125,35833620,36676764,37537194,38412675,39298248,40206848,41125832,42060510,43013700,43983000,44963100,45967831,46983664,48016272,49068660,50138253,51219378,52326792,53446050,54583200,55741440,56918016,58106880,59323745,60553220,61801740,63072702,64363167,65666700,67000000,68346700,69713634,71104404,72515880,73941228,75398163,76869312,78361920,79879800,81419625,82974150,84562136,86165174,87790932,89443440,91119168,92810448,94537117,96279700,98046300,99841170,101660571,103496400,105369600,107259600,109174950,111120132,113091192,115079580,117107375,119152880,121225104,123328764,125459685,127608858,129799528,132008842,134246280,136516800,138816000,141134400,143496441,145878084,148289292,150735270,153211383,155707668,158249792 mov $1,$0 mov $3,$0 sub $0,1 sub $1,1 mul $3,$0 sub $1,$3 sub $0,$1 sub $0,$1 sub $0,$3 mov $1,1 lpb $0 sub $0,4 mov $2,$3 div $2,3 add $1,$2 lpe div $1,2
106.380952
1,990
0.836168
576a358f98e515ae91e5c7fa7574c9340bae1cf5
5,774
asm
Assembly
Transynther/x86/_processed/NC/_zr_/i7-8650U_0xd2_notsx.log_13_807.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
9
2020-08-13T19:41:58.000Z
2022-03-30T12:22:51.000Z
Transynther/x86/_processed/NC/_zr_/i7-8650U_0xd2_notsx.log_13_807.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
1
2021-04-29T06:29:35.000Z
2021-05-13T21:02:30.000Z
Transynther/x86/_processed/NC/_zr_/i7-8650U_0xd2_notsx.log_13_807.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
3
2020-07-14T17:07:07.000Z
2022-03-21T01:12:22.000Z
.global s_prepare_buffers s_prepare_buffers: push %r14 push %r15 push %rax push %rcx push %rdi push %rdx push %rsi lea addresses_D_ht+0x169b6, %rax nop nop nop sub $5537, %rcx mov (%rax), %rdx nop nop nop nop dec %rdi lea addresses_normal_ht+0x1b5de, %rsi lea addresses_UC_ht+0x1be68, %rdi nop nop nop nop sub $56692, %r15 mov $36, %rcx rep movsq nop nop nop nop cmp %rcx, %rcx lea addresses_D_ht+0x94f6, %rax nop nop nop add $24694, %r14 movw $0x6162, (%rax) add $11942, %rdi lea addresses_D_ht+0x170b6, %rsi lea addresses_UC_ht+0x19146, %rdi nop nop nop nop and $53377, %r14 mov $84, %rcx rep movsq nop sub $29055, %rdx lea addresses_WT_ht+0x4836, %rcx nop nop nop nop nop inc %rsi movb $0x61, (%rcx) nop nop cmp %rax, %rax lea addresses_WC_ht+0x8a36, %rsi lea addresses_D_ht+0x19676, %rdi nop nop nop nop nop cmp %r15, %r15 mov $95, %rcx rep movsq nop nop inc %rdx lea addresses_UC_ht+0x11b6a, %r15 clflush (%r15) nop nop nop nop nop cmp $46584, %rdx mov $0x6162636465666768, %rdi movq %rdi, %xmm3 vmovups %ymm3, (%r15) and $1445, %rdi lea addresses_WC_ht+0xbc36, %r14 nop nop nop sub $5561, %rax vmovups (%r14), %ymm3 vextracti128 $0, %ymm3, %xmm3 vpextrq $0, %xmm3, %rcx nop nop nop nop nop add %rdx, %rdx lea addresses_normal_ht+0x1abf2, %rdi add %r15, %r15 mov (%rdi), %ecx sub $34505, %rsi lea addresses_UC_ht+0x4c96, %r14 nop lfence movl $0x61626364, (%r14) nop nop inc %rcx lea addresses_WT_ht+0x1b236, %r15 nop nop cmp $10964, %rsi mov $0x6162636465666768, %rax movq %rax, %xmm7 vmovups %ymm7, (%r15) nop nop inc %r14 lea addresses_D_ht+0x236, %rcx clflush (%rcx) nop and %r15, %r15 movl $0x61626364, (%rcx) nop and %rax, %rax pop %rsi pop %rdx pop %rdi pop %rcx pop %rax pop %r15 pop %r14 ret .global s_faulty_load s_faulty_load: push %r13 push %r8 push %rbx push %rcx push %rdi push %rdx push %rsi // REPMOV lea addresses_WT+0x8d36, %rsi lea addresses_WT+0x14e36, %rdi nop nop nop inc %r13 mov $68, %rcx rep movsb nop nop nop nop nop xor $23304, %r13 // Store lea addresses_normal+0x6a36, %rdx nop nop nop cmp $17218, %r8 mov $0x5152535455565758, %rcx movq %rcx, (%rdx) nop nop nop nop nop dec %r13 // Store lea addresses_normal+0x1b9a6, %rdi nop nop sub %rdx, %rdx movl $0x51525354, (%rdi) nop nop and $3123, %rcx // Store mov $0x1c318600000008f6, %rdi nop nop sub %rsi, %rsi mov $0x5152535455565758, %r8 movq %r8, %xmm1 movups %xmm1, (%rdi) nop nop nop add $50505, %r13 // Load lea addresses_A+0x484e, %r13 nop nop nop nop sub %rdx, %rdx mov (%r13), %r8 nop nop nop add %rdx, %rdx // Store mov $0xb6, %rdx nop and $64829, %rsi movl $0x51525354, (%rdx) add %rbx, %rbx // Store lea addresses_US+0xb636, %rcx nop nop nop nop nop and $1834, %rdi mov $0x5152535455565758, %r8 movq %r8, (%rcx) nop nop sub %rdx, %rdx // Faulty Load mov $0x73e3570000000e36, %rbx sub %rdx, %rdx mov (%rbx), %esi lea oracles, %r8 and $0xff, %rsi shlq $12, %rsi mov (%r8,%rsi,1), %rsi pop %rsi pop %rdx pop %rdi pop %rcx pop %rbx pop %r8 pop %r13 ret /* <gen_faulty_load> [REF] {'OP': 'LOAD', 'src': {'type': 'addresses_NC', 'size': 4, 'AVXalign': False, 'NT': False, 'congruent': 0, 'same': False}} {'OP': 'REPM', 'src': {'type': 'addresses_WT', 'congruent': 6, 'same': False}, 'dst': {'type': 'addresses_WT', 'congruent': 11, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_normal', 'size': 8, 'AVXalign': False, 'NT': False, 'congruent': 10, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_normal', 'size': 4, 'AVXalign': False, 'NT': False, 'congruent': 2, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_NC', 'size': 16, 'AVXalign': False, 'NT': False, 'congruent': 5, 'same': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_A', 'size': 8, 'AVXalign': False, 'NT': False, 'congruent': 3, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_P', 'size': 4, 'AVXalign': False, 'NT': False, 'congruent': 7, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_US', 'size': 8, 'AVXalign': False, 'NT': False, 'congruent': 11, 'same': False}} [Faulty Load] {'OP': 'LOAD', 'src': {'type': 'addresses_NC', 'size': 4, 'AVXalign': False, 'NT': False, 'congruent': 0, 'same': True}} <gen_prepare_buffer> {'OP': 'LOAD', 'src': {'type': 'addresses_D_ht', 'size': 8, 'AVXalign': False, 'NT': False, 'congruent': 3, 'same': False}} {'OP': 'REPM', 'src': {'type': 'addresses_normal_ht', 'congruent': 3, 'same': False}, 'dst': {'type': 'addresses_UC_ht', 'congruent': 0, 'same': True}} {'OP': 'STOR', 'dst': {'type': 'addresses_D_ht', 'size': 2, 'AVXalign': False, 'NT': False, 'congruent': 6, 'same': False}} {'OP': 'REPM', 'src': {'type': 'addresses_D_ht', 'congruent': 7, 'same': False}, 'dst': {'type': 'addresses_UC_ht', 'congruent': 1, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_WT_ht', 'size': 1, 'AVXalign': False, 'NT': False, 'congruent': 9, 'same': False}} {'OP': 'REPM', 'src': {'type': 'addresses_WC_ht', 'congruent': 9, 'same': True}, 'dst': {'type': 'addresses_D_ht', 'congruent': 3, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_UC_ht', 'size': 32, 'AVXalign': False, 'NT': False, 'congruent': 2, 'same': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_WC_ht', 'size': 32, 'AVXalign': False, 'NT': False, 'congruent': 9, 'same': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_normal_ht', 'size': 4, 'AVXalign': False, 'NT': False, 'congruent': 2, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_UC_ht', 'size': 4, 'AVXalign': False, 'NT': False, 'congruent': 3, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_WT_ht', 'size': 32, 'AVXalign': False, 'NT': False, 'congruent': 10, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_D_ht', 'size': 4, 'AVXalign': False, 'NT': False, 'congruent': 8, 'same': False}} {'00': 13} 00 00 00 00 00 00 00 00 00 00 00 00 00 */
20.330986
151
0.646346
214edd3efd4687c958a98830c4ef7c08b8899770
555
asm
Assembly
oeis/096/A096111.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/096/A096111.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/096/A096111.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A096111: If n = 2^k - 1, then a(n) = k+1, otherwise a(n) = (A000523(n)+1)*a(A053645(n)). ; Submitted by Jon Maiga ; 1,2,2,3,3,6,6,4,4,8,8,12,12,24,24,5,5,10,10,15,15,30,30,20,20,40,40,60,60,120,120,6,6,12,12,18,18,36,36,24,24,48,48,72,72,144,144,30,30,60,60,90,90,180,180,120,120,240,240,360,360,720,720,7,7,14,14,21,21,42,42,28,28,56,56,84,84,168,168,35,35,70,70,105,105,210,210,140,140,280,280,420,420,840,840,42,42,84,84,126 mov $2,$0 div $2,2 sub $0,$2 seq $0,121663 ; a(0) = 1; if n = 2^k, a(n) = k+2, otherwise a(n)=(A000523(n)+2)*a(A053645(n)).
61.666667
313
0.625225
d991de7f2187cff2d104e41f5c5b49b874c5e2bd
417
asm
Assembly
ASM_PIC18.X/ISR.asm
holmanej/ASM_PIC18
01539048f605cdb259b0e7481b7f232e7534e18c
[ "MIT" ]
null
null
null
ASM_PIC18.X/ISR.asm
holmanej/ASM_PIC18
01539048f605cdb259b0e7481b7f232e7534e18c
[ "MIT" ]
null
null
null
ASM_PIC18.X/ISR.asm
holmanej/ASM_PIC18
01539048f605cdb259b0e7481b7f232e7534e18c
[ "MIT" ]
null
null
null
#include "P18F14K22_mod.inc" GLOBAL ISRH GLOBAL ISRL EXTERN SPI_Transmit CODE ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; ;; Interrupt Handler ;; ISRH: BTFSC PIR1, TMR2IF INCF msCnt BCF PIR1, TMR2IF RETFIE ;;;;;;;;;;;;;; ISRL: RETFIE ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; END
15.444444
80
0.338129
bbea1be3d855321413a435ab5c4ce82b6d9d58c9
386
asm
Assembly
libsrc/_DEVELOPMENT/sound/bit/z80/asm_bit_fx/_bitfx_23.asm
jpoikela/z88dk
7108b2d7e3a98a77de99b30c9a7c9199da9c75cb
[ "ClArtistic" ]
640
2017-01-14T23:33:45.000Z
2022-03-30T11:28:42.000Z
libsrc/_DEVELOPMENT/sound/bit/z80/asm_bit_fx/_bitfx_23.asm
jpoikela/z88dk
7108b2d7e3a98a77de99b30c9a7c9199da9c75cb
[ "ClArtistic" ]
1,600
2017-01-15T16:12:02.000Z
2022-03-31T12:11:12.000Z
libsrc/_DEVELOPMENT/sound/bit/z80/asm_bit_fx/_bitfx_23.asm
jpoikela/z88dk
7108b2d7e3a98a77de99b30c9a7c9199da9c75cb
[ "ClArtistic" ]
215
2017-01-17T10:43:03.000Z
2022-03-23T17:25:02.000Z
SECTION code_clib SECTION code_sound_bit PUBLIC _bitfx_23 INCLUDE "config_private.inc" _bitfx_23: ; noise 7 ld hl,4000 fx71: push hl push af ld a,__SOUND_BIT_TOGGLE and l ld l,a pop af xor l INCLUDE "sound/bit/z80/output_bit_device_2.inc" pop hl dec hl ld c,a ld a,h or l ld a,c jr nz, fx71 ret
9.414634
50
0.593264
3548b38e0e92d64e17648195bf61473903487758
4,050
asm
Assembly
dos/vgavid.asm
electroduck/vgavid
4b8151675f04f5f6686bbc4b70686399253f23b9
[ "BSD-3-Clause" ]
4
2018-03-20T22:35:05.000Z
2022-02-23T19:58:04.000Z
dos/vgavid.asm
electroduck/vgavid
4b8151675f04f5f6686bbc4b70686399253f23b9
[ "BSD-3-Clause" ]
null
null
null
dos/vgavid.asm
electroduck/vgavid
4b8151675f04f5f6686bbc4b70686399253f23b9
[ "BSD-3-Clause" ]
null
null
null
; Display video from file %DEFINE NBYTES 64000 ; Number of bytes in 320x200 8bpp img %DEFINE VGASEG 0xA000 ; VRAM segment in RAM %DEFINE METALEN 6 ; Video metadata bytes %DEFINE SOUND ; Sound enabled if defined %DEFINE VIRTUALBOX_FAILS_TO_EMULATE_INT15_86 ORG 100h SECTION .text ; Entry point %IFDEF VIRTUALBOX_FAILS_TO_EMULATE_INT15_86 ; Print warning MOV AH, 09h MOV DX, s_wtiming INT 21h ; Wait one second (approx.) XOR AH, AH INT 1Ah MOV BX, DX waitOneSec: XOR AH, AH INT 1Ah SUB DX, BX CMP DX, 18 JL waitOneSec %ENDIF ; Open image MOV AX, 3D00h MOV DX, z_vidfile INT 21h JNC openOK ; Error message if failed MOV AH, 09h MOV DX, s_eopen INT 21h JMP exit openOK: MOV BX, AX ; File handle in BX ; Load metadata MOV AH, 3Fh MOV CX, METALEN MOV DX, metadata INT 21h JNC loadMetaOK ; Error message if failed MOV AH, 09h MOV DX, s_ereadmd INT 21h JMP exit loadMetaOK: ; Check magic constant MOV CX, [md_magic] CMP CX, [s_magic] JZ magicOK ; Error message if magic not valid MOV AH, 09h MOV DX, s_eformat INT 21h JMP exit magicOK: %IFNDEF VIRTUALBOX_FAILS_TO_EMULATE_INT15_86 ; Convert milliseconds to microseconds MOV AX, [md_msper] MOV CX, 1000 MUL CX ; Most PITA instruction in all of x86 MOV WORD [microsec], DX MOV WORD [microsec + 2], AX %ENDIF ; Switch to mode 13h MOV AX, 13h INT 10h ; Video loop MOV SI, [md_framect] ; All gen purp regs used by DOS call displayFrame: %IFDEF SOUND ; Load sound frequency MOV AH, 3Fh MOV CX, 2 MOV DX, freq_snd INT 21h JNC loadSndOK ; Error message if failed MOV AH, 09h MOV DX, s_eread INT 21h JMP exit loadSndOK: %ENDIF ; Load image MOV AH, 3Fh MOV CX, NBYTES MOV DX, VGASEG PUSH DS MOV DS, DX XOR DX, DX INT 21h POP DS JNC loadOK ; Error message if failed MOV AH, 09h MOV DX, s_eread INT 21h JMP exit loadOK: %IFDEF SOUND ; See: https://wiki.osdev.org/PC_Speaker MOV AX, [freq_snd] CMP AX, 0 JZ noSoundThisFrame ; Set up sound FILD DWORD [freq_pit] FILD WORD [freq_snd] FDIVP FISTP WORD [snd_divisor] MOV AL, 0B6h OUT 43h, AL MOV AL, BYTE [snd_divisor] OUT 42h, AL MOV AL, BYTE [snd_divisor + 1] OUT 42h, AL ; Play IN AL, 61h MOV AH, AL OR AL, 3 CMP AH, AL JE skipExtraOutb OUT 61h, AL skipExtraOutb: JMP soundSectionEnd noSoundThisFrame: ; Stop any active sound IN AL, 61h AND AL, 0FCh OUT 61h, AL soundSectionEnd: %ENDIF ; Delay %IFDEF VIRTUALBOX_FAILS_TO_EMULATE_INT15_86 PUSH BX XOR AH, AH INT 1Ah MOV BX, DX waitForTime: XOR AH, AH INT 1Ah CMP BX, DX JE waitForTime POP BX %ELSE MOV AH, 86h MOV CX, [microsec] MOV DX, [microsec + 2] INT 15h %ENDIF ; Check for END key press MOV AH, 01h INT 16h CMP AH, 4Fh JE exit DEC SI CMP SI, 0 JNZ displayFrame ; Exit exit: %IFDEF SOUND ; Stop any active sound IN AL, 61h AND AL, 0FCh OUT 61h, AL %ENDIF ; Switch to default mode MOV AX, 7 INT 10h XOR AX, AX XOR BX, BX XOR CX, CX XOR DX, DX XOR SI, SI XOR DI, DI doExit: INT 20h ; Try to exit with DOS 20h JMP doExit ; On CTRL + BREAK break: INT 19h ; Reboot ; Constants z_vidfile DB "VIDEO.VGV", 0 s_eopen DB "Error opening file", '$' s_eread DB "Error reading frame", '$' s_ereadmd DB "Error reading metadata", '$' s_eformat DB "File is not a VGA video", '$' %IFDEF VIRTUALBOX_FAILS_TO_EMULATE_INT15_86 s_wtiming DB "VirtualBox compat. mode ON", 13, 10 DB "FPS locked to 18.2", 13, 10, '$' %ENDIF s_magic DB "VV" freq_pit DD 1193180 ; Variables metadata: md_magic DW 0 md_framect DW 0 md_msper DW 0 microsec DD 0 %IFDEF VIRTUALBOX_FAILS_TO_EMULATE_INT15_86 dx_orig DW 0 %ENDIF freq_snd DW 0 snd_divisor DW 0
17.161017
63
0.635309
f7910ae8b175bee38d7977437da9ebf0577fa6ac
522
asm
Assembly
oeis/102/A102657.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/102/A102657.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/102/A102657.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A102657: Numbers n such that 11n^2 + 11n + 1 is prime. ; Submitted by Jon Maiga ; 1,2,5,6,7,9,11,13,14,20,23,25,26,27,28,32,33,36,37,40,42,48,49,50,51,58,61,62,68,74,75,76,77,78,81,84,92,96,103,104,109,111,119,120,126,127,133,135,137,141,142,144,145,149,153,156,158,163,166,168,169,172,176 mov $2,332202 lpb $2 mov $3,$5 seq $3,10051 ; Characteristic function of primes: 1 if n is prime, else 0. sub $0,$3 add $1,22 mov $4,$0 max $4,0 cmp $4,$0 mul $2,$4 sub $2,18 add $5,$1 lpe mov $0,$1 div $0,22
26.1
209
0.636015
6976c24d7be581ab71bad0c38e80258d8fd2603a
2,304
asm
Assembly
programs/oeis/207/A207021.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
programs/oeis/207/A207021.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
programs/oeis/207/A207021.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
; A207021: Number of nX5 0..1 arrays avoiding 0 0 0 and 0 1 1 horizontally and 0 0 1 and 1 0 1 vertically ; 13,169,624,1586,3315,6123,10374,16484,24921,36205,50908,69654,93119,122031,157170,199368,249509,308529,377416,457210,549003,653939,773214,908076,1059825,1229813,1419444,1630174,1863511,2121015,2404298,2715024,3054909,3425721,3829280,4267458,4742179,5255419,5809206,6405620,7046793,7734909,8472204,9260966,10103535,11002303,11959714,12978264,14060501,15209025,16426488,17715594,19079099,20519811,22040590,23644348,25334049,27112709,28983396,30949230,33013383,35179079,37449594,39828256,42318445,44923593,47647184,50492754,53463891,56564235,59797478,63167364,66677689,70332301,74135100,78090038,82201119,86472399,90907986,95512040,100288773,105242449,110377384,115697946,121208555,126913683,132817854,138925644,145241681,151770645,158517268,165486334,172682679,180111191,187776810,195684528,203839389,212246489,220910976,229838050,239032963,248501019,258247574,268278036,278597865,289212573,300127724,311348934,322881871,334732255,346905858,359408504,372246069,385424481,398949720,412827818,427064859,441666979,456640366,471991260,487725953,503850789,520372164,537296526,554630375,572380263,590552794,609154624,628192461,647673065,667603248,687989874,708839859,730160171,751957830,774239908,797013529,820285869,844064156,868355670,893167743,918507759,944383154,970801416,997770085,1025296753,1053389064,1082054714,1111301451,1141137075,1171569438,1202606444,1234256049,1266526261,1299425140,1332960798,1367141399,1401975159,1437470346,1473635280,1510478333,1548007929,1586232544,1625160706,1664800995,1705162043,1746252534,1788081204,1830656841,1873988285,1918084428,1962954214,2008606639,2055050751,2102295650,2150350488,2199224469,2248926849,2299466936,2350854090,2403097723,2456207299,2510192334,2565062396,2620827105,2677496133,2735079204,2793586094,2853026631,2913410695,2974748218,3037049184,3100323629,3164581641,3229833360,3296088978,3363358739,3431652939,3500981926,3571356100,3642785913,3715281869,3788854524,3863514486,3939272415,4016139023,4094125074,4173241384,4253498821,4334908305 mov $2,$0 mov $3,$0 mul $3,$0 sub $3,$0 mov $0,1 mul $2,6 add $2,$3 mov $4,3 add $4,$2 pow $4,2 add $4,$3 add $4,2 lpb $0,1 sub $0,1 mov $1,7 add $1,$4 lpe sub $1,18 div $1,6 mul $1,13 add $1,13
92.16
1,995
0.853733
a2095ffcf9ea6f7f52f7d33df3cd24fbdf15adca
395
asm
Assembly
programs/oeis/259/A259445.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/259/A259445.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/259/A259445.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A259445: Multiplicative with a(n) = n if n is odd and a(2^s)=2. ; 1,2,3,2,5,6,7,2,9,10,11,6,13,14,15,2,17,18,19,10,21,22,23,6,25,26,27,14,29,30,31,2,33,34,35,18,37,38,39,10,41,42,43,22,45,46,47,6,49,50,51,26,53,54,55,14,57,58,59,30,61,62,63,2,65,66,67,34,69,70,71,18,73,74,75,38,77,78,79,10,81,82,83,42,85,86,87,22,89,90,91,46,93,94,95,6,97,98,99,50 add $0,1 lpb $0 dif $0,4 mul $0,2 lpe
43.888889
285
0.63038
570cd051f14b827ca6df039ccdbc81fb5dda4fd5
234
asm
Assembly
libsrc/_DEVELOPMENT/math/float/math48/c/sccz80/cm48_sccz80_fmax.asm
jpoikela/z88dk
7108b2d7e3a98a77de99b30c9a7c9199da9c75cb
[ "ClArtistic" ]
640
2017-01-14T23:33:45.000Z
2022-03-30T11:28:42.000Z
libsrc/_DEVELOPMENT/math/float/math48/c/sccz80/cm48_sccz80_fmax.asm
jpoikela/z88dk
7108b2d7e3a98a77de99b30c9a7c9199da9c75cb
[ "ClArtistic" ]
1,600
2017-01-15T16:12:02.000Z
2022-03-31T12:11:12.000Z
libsrc/_DEVELOPMENT/math/float/math48/c/sccz80/cm48_sccz80_fmax.asm
jpoikela/z88dk
7108b2d7e3a98a77de99b30c9a7c9199da9c75cb
[ "ClArtistic" ]
215
2017-01-17T10:43:03.000Z
2022-03-23T17:25:02.000Z
; double fmax(double x, double y) SECTION code_clib SECTION code_fp_math48 PUBLIC cm48_sccz80_fmax EXTERN am48_fmax, cm48_sccz80p_dread2 cm48_sccz80_fmax: call cm48_sccz80p_dread2 ; AC'= y ; AC = x jp am48_fmax
12.315789
37
0.739316
201c817a4ed1459dcb0a0a1fa24f7b1597e78ace
318
asm
Assembly
programs/oeis/323/A323639.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/323/A323639.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/323/A323639.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A323639: a(n) = 3*(10^n - 4)/9. ; -1,2,32,332,3332,33332,333332,3333332,33333332,333333332,3333333332,33333333332,333333333332,3333333333332,33333333333332,333333333333332,3333333333333332,33333333333333332,333333333333333332,3333333333333333332,33333333333333333332 mov $1,10 pow $1,$0 sub $1,4 div $1,3 mov $0,$1
35.333333
234
0.792453
ede7c1ad7354c9013d889a25a86afd9b23b2b0c6
1,521
asm
Assembly
programs/oeis/164/A164097.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
1
2021-03-15T11:38:20.000Z
2021-03-15T11:38:20.000Z
programs/oeis/164/A164097.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
programs/oeis/164/A164097.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
; A164097: Numbers n such that 6n + 7 is a perfect square. ; 3,7,19,27,47,59,87,103,139,159,203,227,279,307,367,399,467,503,579,619,703,747,839,887,987,1039,1147,1203,1319,1379,1503,1567,1699,1767,1907,1979,2127,2203,2359,2439,2603,2687,2859,2947,3127,3219,3407,3503,3699,3799,4003,4107,4319,4427,4647,4759,4987,5103,5339,5459,5703,5827,6079,6207,6467,6599,6867,7003,7279,7419,7703,7847,8139,8287,8587,8739,9047,9203,9519,9679,10003,10167,10499,10667,11007,11179,11527,11703,12059,12239,12603,12787,13159,13347,13727,13919,14307,14503,14899,15099,15503,15707,16119,16327,16747,16959,17387,17603,18039,18259,18703,18927,19379,19607,20067,20299,20767,21003,21479,21719,22203,22447,22939,23187,23687,23939,24447,24703,25219,25479,26003,26267,26799,27067,27607,27879,28427,28703,29259,29539,30103,30387,30959,31247,31827,32119,32707,33003,33599,33899,34503,34807,35419,35727,36347,36659,37287,37603,38239,38559,39203,39527,40179,40507,41167,41499,42167,42503,43179,43519,44203,44547,45239,45587,46287,46639,47347,47703,48419,48779,49503,49867,50599,50967,51707,52079,52827,53203,53959,54339,55103,55487,56259,56647,57427,57819,58607,59003,59799,60199,61003,61407,62219,62627,63447,63859,64687,65103,65939,66359,67203,67627,68479,68907,69767,70199,71067,71503,72379,72819,73703,74147,75039,75487,76387,76839,77747,78203,79119,79579,80503,80967,81899,82367,83307,83779,84727,85203,86159,86639,87603,88087,89059,89547,90527,91019,92007,92503,93499,93999 mul $0,6 div $0,4 add $0,3 bin $0,2 mov $1,$0 div $1,3 mul $1,4 sub $1,1
126.75
1,387
0.800789
31ce8fe6c72b2ca5bcbf5443e65d491cd8e9c19c
479
asm
Assembly
code/src/lcd.asm
sttng/merken-revision-2020
c58ead89f9e00d5aa0ed306a1b1b750635bac6a6
[ "MIT" ]
31
2020-04-14T02:16:23.000Z
2022-01-12T19:55:18.000Z
code/src/lcd.asm
sttng/merken-revision-2020
c58ead89f9e00d5aa0ed306a1b1b750635bac6a6
[ "MIT" ]
null
null
null
code/src/lcd.asm
sttng/merken-revision-2020
c58ead89f9e00d5aa0ed306a1b1b750635bac6a6
[ "MIT" ]
2
2021-05-14T10:28:00.000Z
2021-12-05T01:40:59.000Z
section "LCD",ROM0 include "registers.asm" wait_vblank:: .wait: ld a,[LCDS] and a,$03 cp $01 jr nz,.wait ret ; A = LY to compare wait_lyc:: ld [LYC],a .wait: ld a,[LCDS] bit $02,a jr z,.wait ret turn_lcd_off:: ei xor a set 0,a ld [INT_ENABLE],a halt ld a,[LCDC] res 7,a ld [LCDC],a di xor a ld [INT_ENABLE],a ret turn_lcd_on:: ld a,[LCDC] set 7,a ld [LCDC],a ret
11.975
27
0.507307
849259cc7bddfe115791a90ee33b724f12089d15
557
asm
Assembly
oeis/015/A015007.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/015/A015007.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/015/A015007.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A015007: q-factorial numbers for q=8. ; 1,1,9,657,384345,1799118945,67375205371305,20185139902805378865,48378633136349277767794425,927610024989668734297857360967425,142287668466497494704440569679875994730825,174605966461872393482359052970987514818406771638225,1714118664295547172635676939079487022076995984765637246313625,134620957341242266200332610082405757772627552112123422471049771761758625,84581318822285191982036288033011760613814789988539390981104022816952424342409787625 mov $2,1 lpb $0 sub $0,1 add $3,1 mul $2,$3 mul $3,8 lpe mov $0,$2
46.416667
440
0.879713
e870c1b34b84565160f44d8728c3719c4c4517de
4,589
asm
Assembly
配套代码/L032/L032/1.asm
zmrbak/ReverseAnalysis
994fdc61c8af2eecc2a065a6f5ee0aacf371e836
[ "MIT" ]
35
2019-11-19T03:12:09.000Z
2022-02-18T08:38:53.000Z
配套代码/L032/L032/1.asm
zmrbak/ReverseAnalysis
994fdc61c8af2eecc2a065a6f5ee0aacf371e836
[ "MIT" ]
null
null
null
配套代码/L032/L032/1.asm
zmrbak/ReverseAnalysis
994fdc61c8af2eecc2a065a6f5ee0aacf371e836
[ "MIT" ]
22
2019-08-03T17:07:17.000Z
2022-02-18T08:38:55.000Z
; Listing generated by Microsoft (R) Optimizing Compiler Version 19.24.28117.0 TITLE C:\Users\libit\source\repos\L032\L032\L032.cpp .686P .XMM include listing.inc .model flat INCLUDELIB LIBCMT INCLUDELIB OLDNAMES CONST SEGMENT $SG5557 DB 'Hello World!', 0aH, 00H ORG $+2 $SG5558 DB '%f', 0aH, 00H CONST ENDS PUBLIC ___local_stdio_printf_options PUBLIC __vfprintf_l PUBLIC _printf PUBLIC ?f@@YANNN@Z ; f PUBLIC _main PUBLIC ?_OptionsStorage@?1??__local_stdio_printf_options@@9@4_KA ; `__local_stdio_printf_options'::`2'::_OptionsStorage PUBLIC __real@3ff3333333333333 PUBLIC __real@40091eb851eb851f PUBLIC __real@400b333333333333 PUBLIC __real@4010666666666666 EXTRN ___acrt_iob_func:PROC EXTRN ___stdio_common_vfprintf:PROC EXTRN __fltused:DWORD ; COMDAT ?_OptionsStorage@?1??__local_stdio_printf_options@@9@4_KA _BSS SEGMENT ?_OptionsStorage@?1??__local_stdio_printf_options@@9@4_KA DQ 01H DUP (?) ; `__local_stdio_printf_options'::`2'::_OptionsStorage _BSS ENDS ; COMDAT __real@4010666666666666 CONST SEGMENT __real@4010666666666666 DQ 04010666666666666r ; 4.1 CONST ENDS ; COMDAT __real@400b333333333333 CONST SEGMENT __real@400b333333333333 DQ 0400b333333333333r ; 3.4 CONST ENDS ; COMDAT __real@40091eb851eb851f CONST SEGMENT __real@40091eb851eb851f DQ 040091eb851eb851fr ; 3.14 CONST ENDS ; COMDAT __real@3ff3333333333333 CONST SEGMENT __real@3ff3333333333333 DQ 03ff3333333333333r ; 1.2 CONST ENDS ; Function compile flags: /Odtp _TEXT SEGMENT _main PROC ; File C:\Users\libit\source\repos\L032\L032\L032.cpp ; Line 12 push ebp mov ebp, esp ; Line 13 push OFFSET $SG5557 call _printf ; Line 14 add esp, -4 ; fffffffcH movsd xmm0, QWORD PTR __real@400b333333333333 movsd QWORD PTR [esp], xmm0 sub esp, 8 movsd xmm0, QWORD PTR __real@3ff3333333333333 movsd QWORD PTR [esp], xmm0 call ?f@@YANNN@Z ; f add esp, 8 fstp QWORD PTR [esp] push OFFSET $SG5558 call _printf add esp, 12 ; 0000000cH ; Line 15 xor eax, eax pop ebp ret 0 _main ENDP _TEXT ENDS ; Function compile flags: /Odtp _TEXT SEGMENT tv70 = -8 ; size = 8 _a$ = 8 ; size = 8 _b$ = 16 ; size = 8 ?f@@YANNN@Z PROC ; f ; File C:\Users\libit\source\repos\L032\L032\L032.cpp ; Line 7 push ebp mov ebp, esp sub esp, 8 ; Line 8 movsd xmm0, QWORD PTR _a$[ebp] divsd xmm0, QWORD PTR __real@40091eb851eb851f movsd xmm1, QWORD PTR _b$[ebp] mulsd xmm1, QWORD PTR __real@4010666666666666 addsd xmm0, xmm1 movsd QWORD PTR tv70[ebp], xmm0 fld QWORD PTR tv70[ebp] ; Line 9 mov esp, ebp pop ebp ret 0 ?f@@YANNN@Z ENDP ; f _TEXT ENDS ; Function compile flags: /Odtp ; COMDAT _printf _TEXT SEGMENT __Result$ = -8 ; size = 4 __ArgList$ = -4 ; size = 4 __Format$ = 8 ; size = 4 _printf PROC ; COMDAT ; File C:\Program Files (x86)\Windows Kits\10\include\10.0.17763.0\ucrt\stdio.h ; Line 954 push ebp mov ebp, esp sub esp, 8 ; Line 957 lea eax, DWORD PTR __Format$[ebp+4] mov DWORD PTR __ArgList$[ebp], eax ; Line 958 mov ecx, DWORD PTR __ArgList$[ebp] push ecx push 0 mov edx, DWORD PTR __Format$[ebp] push edx push 1 call ___acrt_iob_func add esp, 4 push eax call __vfprintf_l add esp, 16 ; 00000010H mov DWORD PTR __Result$[ebp], eax ; Line 959 mov DWORD PTR __ArgList$[ebp], 0 ; Line 960 mov eax, DWORD PTR __Result$[ebp] ; Line 961 mov esp, ebp pop ebp ret 0 _printf ENDP _TEXT ENDS ; Function compile flags: /Odtp ; COMDAT __vfprintf_l _TEXT SEGMENT __Stream$ = 8 ; size = 4 __Format$ = 12 ; size = 4 __Locale$ = 16 ; size = 4 __ArgList$ = 20 ; size = 4 __vfprintf_l PROC ; COMDAT ; File C:\Program Files (x86)\Windows Kits\10\include\10.0.17763.0\ucrt\stdio.h ; Line 642 push ebp mov ebp, esp ; Line 643 mov eax, DWORD PTR __ArgList$[ebp] push eax mov ecx, DWORD PTR __Locale$[ebp] push ecx mov edx, DWORD PTR __Format$[ebp] push edx mov eax, DWORD PTR __Stream$[ebp] push eax call ___local_stdio_printf_options mov ecx, DWORD PTR [eax+4] push ecx mov edx, DWORD PTR [eax] push edx call ___stdio_common_vfprintf add esp, 24 ; 00000018H ; Line 644 pop ebp ret 0 __vfprintf_l ENDP _TEXT ENDS ; Function compile flags: /Odtp ; COMDAT ___local_stdio_printf_options _TEXT SEGMENT ___local_stdio_printf_options PROC ; COMDAT ; File C:\Program Files (x86)\Windows Kits\10\include\10.0.17763.0\ucrt\corecrt_stdio_config.h ; Line 86 push ebp mov ebp, esp ; Line 88 mov eax, OFFSET ?_OptionsStorage@?1??__local_stdio_printf_options@@9@4_KA ; `__local_stdio_printf_options'::`2'::_OptionsStorage ; Line 89 pop ebp ret 0 ___local_stdio_printf_options ENDP _TEXT ENDS END
24.026178
129
0.737416
af43a7d51cc23ea6537cc9475caa341c7b3726b1
5,720
asm
Assembly
Transynther/x86/_processed/US/_zr_/i7-8650U_0xd2.log_21829_650.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
9
2020-08-13T19:41:58.000Z
2022-03-30T12:22:51.000Z
Transynther/x86/_processed/US/_zr_/i7-8650U_0xd2.log_21829_650.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
1
2021-04-29T06:29:35.000Z
2021-05-13T21:02:30.000Z
Transynther/x86/_processed/US/_zr_/i7-8650U_0xd2.log_21829_650.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
3
2020-07-14T17:07:07.000Z
2022-03-21T01:12:22.000Z
.global s_prepare_buffers s_prepare_buffers: push %r10 push %r13 push %r14 push %r15 push %rax push %rbp push %rcx push %rdi push %rsi lea addresses_A_ht+0x91f, %rdi nop nop nop nop add $36368, %rax mov (%rdi), %r14d cmp %rbp, %rbp lea addresses_WC_ht+0x4943, %r13 nop nop nop sub $45354, %r10 movl $0x61626364, (%r13) nop nop nop nop sub $40716, %r14 lea addresses_UC_ht+0x7143, %rbp nop nop dec %r10 mov (%rbp), %r13w nop nop nop nop nop xor $27933, %r10 lea addresses_WC_ht+0x188c3, %rsi lea addresses_UC_ht+0x117c3, %rdi sub %rbp, %rbp mov $125, %rcx rep movsq nop nop nop cmp %rcx, %rcx lea addresses_normal_ht+0x1b953, %rsi lea addresses_WT_ht+0x1b423, %rdi clflush (%rsi) nop nop xor %rbp, %rbp mov $42, %rcx rep movsb nop nop nop add %r10, %r10 lea addresses_A_ht+0x1a643, %rsi lea addresses_A_ht+0x1b013, %rdi dec %r15 mov $36, %rcx rep movsw nop xor %r15, %r15 lea addresses_WT_ht+0x1b183, %rsi lea addresses_WT_ht+0x19b43, %rdi nop nop nop nop nop xor %rax, %rax mov $19, %rcx rep movsb nop nop nop xor %rdi, %rdi pop %rsi pop %rdi pop %rcx pop %rbp pop %rax pop %r15 pop %r14 pop %r13 pop %r10 ret .global s_faulty_load s_faulty_load: push %r11 push %r9 push %rbp push %rdi push %rsi // Faulty Load lea addresses_US+0x1ad43, %rsi xor %rdi, %rdi movups (%rsi), %xmm0 vpextrq $1, %xmm0, %r9 lea oracles, %rdi and $0xff, %r9 shlq $12, %r9 mov (%rdi,%r9,1), %r9 pop %rsi pop %rdi pop %rbp pop %r9 pop %r11 ret /* <gen_faulty_load> [REF] {'OP': 'LOAD', 'src': {'type': 'addresses_US', 'size': 1, 'AVXalign': False, 'NT': False, 'congruent': 0, 'same': False}} [Faulty Load] {'OP': 'LOAD', 'src': {'type': 'addresses_US', 'size': 16, 'AVXalign': False, 'NT': False, 'congruent': 0, 'same': True}} <gen_prepare_buffer> {'OP': 'LOAD', 'src': {'type': 'addresses_A_ht', 'size': 4, 'AVXalign': False, 'NT': False, 'congruent': 0, 'same': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_WC_ht', 'size': 4, 'AVXalign': True, 'NT': False, 'congruent': 6, 'same': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_UC_ht', 'size': 2, 'AVXalign': False, 'NT': False, 'congruent': 10, 'same': False}} {'OP': 'REPM', 'src': {'type': 'addresses_WC_ht', 'congruent': 7, 'same': False}, 'dst': {'type': 'addresses_UC_ht', 'congruent': 6, 'same': False}} {'OP': 'REPM', 'src': {'type': 'addresses_normal_ht', 'congruent': 4, 'same': False}, 'dst': {'type': 'addresses_WT_ht', 'congruent': 4, 'same': False}} {'OP': 'REPM', 'src': {'type': 'addresses_A_ht', 'congruent': 6, 'same': False}, 'dst': {'type': 'addresses_A_ht', 'congruent': 0, 'same': False}} {'OP': 'REPM', 'src': {'type': 'addresses_WT_ht', 'congruent': 6, 'same': False}, 'dst': {'type': 'addresses_WT_ht', 'congruent': 9, 'same': False}} {'00': 21829} 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 */
42.058824
2,999
0.660839
0a5ae2cf36ea7c38ce25024eeb2ad65fb740f138
645
asm
Assembly
programs/oeis/204/A204189.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/204/A204189.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/204/A204189.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A204189: Benoît Perichon's 26 primes in arithmetic progression. ; 43142746595714191,48425980631694091,53709214667673991,58992448703653891,64275682739633791,69558916775613691,74842150811593591,80125384847573491,85408618883553391,90691852919533291,95975086955513191,101258320991493091,106541555027472991,111824789063452891,117108023099432791,122391257135412691,127674491171392591,132957725207372491,138240959243352391,143524193279332291,148807427315312191,154090661351292091,159373895387271991,164657129423251891,169940363459231791,175223597495211691 mov $2,$0 lpb $2 add $1,5283234035979900 sub $2,1 lpe add $1,43142746595714191 mov $0,$1
58.636364
484
0.888372
8e9be2bb317d17b2210576ab050a316403049216
1,899
nasm
Assembly
sys/prealloc-tasks.nasm
DerickEddington/cabna
d53305542a808aeb628db4cefdf6d1094e57559b
[ "Unlicense" ]
null
null
null
sys/prealloc-tasks.nasm
DerickEddington/cabna
d53305542a808aeb628db4cefdf6d1094e57559b
[ "Unlicense" ]
null
null
null
sys/prealloc-tasks.nasm
DerickEddington/cabna
d53305542a808aeb628db4cefdf6d1094e57559b
[ "Unlicense" ]
null
null
null
%include "cabna/sys/conv.nasm" section .data align=128 ; Pre-allocated and initialized task strucs for the allocatable-tasks stacks. ; Task strucs are 128-bytes long, which preserves their 128-byte alignment when ; they are contiguously located like below. %assign n 0 %rep amount_threads global allocatables_%[n]_head extern thread_%[n] allocatables_%[n]_head: istruc task at task.next, dq allocatables_%[n]_1 at task.owner, dq thread_%[n] at task.rcvr, dq 0 at task.ridx, dq 0 at task.need, dq 0 at task.exec, dq 0 at task.arg1, dq 0 at task.arg2, dq 0 at task.arg3, dq 0 at task.arg4, dq 0 at task.arg5, dq 0 at task.arg6, dq 0 at task.arg7, dq 0 at task.arg8, dq 0 at task.arg9, dq 0 at task.arg10, dq 0 iend allocatables_%[n]_1: %assign a 2 %rep amount_prealloc_tasks - 2 istruc task at task.next, dq allocatables_%[n]_%[a] at task.owner, dq thread_%[n] at task.rcvr, dq 0 at task.ridx, dq 0 at task.need, dq 0 at task.exec, dq 0 at task.arg1, dq 0 at task.arg2, dq 0 at task.arg3, dq 0 at task.arg4, dq 0 at task.arg5, dq 0 at task.arg6, dq 0 at task.arg7, dq 0 at task.arg8, dq 0 at task.arg9, dq 0 at task.arg10, dq 0 iend allocatables_%[n]_%[a]: %assign a a + 1 %endrep istruc task at task.next, dq 0 at task.owner, dq thread_%[n] at task.rcvr, dq 0 at task.ridx, dq 0 at task.need, dq 0 at task.exec, dq 0 at task.arg1, dq 0 at task.arg2, dq 0 at task.arg3, dq 0 at task.arg4, dq 0 at task.arg5, dq 0 at task.arg6, dq 0 at task.arg7, dq 0 at task.arg8, dq 0 at task.arg9, dq 0 at task.arg10, dq 0 iend %assign n n + 1 %endrep
20.868132
79
0.582412
a6161d572a106fe03a0dca805167524ae4be81e7
6,421
asm
Assembly
Transynther/x86/_processed/NONE/_xt_/i7-7700_9_0x48.log_21829_411.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
9
2020-08-13T19:41:58.000Z
2022-03-30T12:22:51.000Z
Transynther/x86/_processed/NONE/_xt_/i7-7700_9_0x48.log_21829_411.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
1
2021-04-29T06:29:35.000Z
2021-05-13T21:02:30.000Z
Transynther/x86/_processed/NONE/_xt_/i7-7700_9_0x48.log_21829_411.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
3
2020-07-14T17:07:07.000Z
2022-03-21T01:12:22.000Z
.global s_prepare_buffers s_prepare_buffers: push %r10 push %r11 push %r13 push %rbx push %rcx push %rdi push %rdx push %rsi lea addresses_A_ht+0x15396, %r10 nop nop sub $28241, %rbx movups (%r10), %xmm4 vpextrq $1, %xmm4, %r13 nop nop dec %rdi lea addresses_UC_ht+0x1d696, %rdx nop nop nop nop dec %r11 and $0xffffffffffffffc0, %rdx vmovaps (%rdx), %ymm4 vextracti128 $1, %ymm4, %xmm4 vpextrq $1, %xmm4, %r13 nop nop nop dec %r10 lea addresses_WT_ht+0x15cd4, %rsi lea addresses_normal_ht+0xf276, %rdi nop and %rbx, %rbx mov $2, %rcx rep movsb nop xor $17290, %rdi lea addresses_normal_ht+0x1cf42, %rbx add $29361, %rdx mov (%rbx), %r10w nop nop nop nop and $5504, %rcx lea addresses_D_ht+0x26f6, %rdx nop nop nop lfence movb (%rdx), %r10b sub %r11, %r11 lea addresses_D_ht+0x8966, %rdx nop nop nop nop xor $53750, %rbx movb (%rdx), %r10b add $53244, %rcx lea addresses_D_ht+0xfdf6, %rsi lea addresses_A_ht+0x1a8c6, %rdi nop nop cmp %r13, %r13 mov $110, %rcx rep movsl cmp $25914, %rdi pop %rsi pop %rdx pop %rdi pop %rcx pop %rbx pop %r13 pop %r11 pop %r10 ret .global s_faulty_load s_faulty_load: push %r12 push %r14 push %r8 push %rbx push %rcx push %rdi push %rdx // Store lea addresses_normal+0x1b5b6, %rbx clflush (%rbx) nop inc %r14 movw $0x5152, (%rbx) add $43432, %rbx // Store lea addresses_D+0x50df, %rcx clflush (%rcx) nop xor $16154, %r8 mov $0x5152535455565758, %r12 movq %r12, %xmm5 movups %xmm5, (%rcx) nop nop nop nop cmp $21262, %r12 // Store mov $0xbe4, %r8 nop nop nop nop nop cmp $17155, %rdx movl $0x51525354, (%r8) nop nop nop nop nop xor $52323, %rcx // Faulty Load lea addresses_RW+0xa296, %r12 add %rdi, %rdi mov (%r12), %edx lea oracles, %rdi and $0xff, %rdx shlq $12, %rdx mov (%rdi,%rdx,1), %rdx pop %rdx pop %rdi pop %rcx pop %rbx pop %r8 pop %r14 pop %r12 ret /* <gen_faulty_load> [REF] {'OP': 'LOAD', 'src': {'type': 'addresses_RW', 'AVXalign': False, 'congruent': 0, 'size': 32, 'same': False, 'NT': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_normal', 'AVXalign': False, 'congruent': 3, 'size': 2, 'same': False, 'NT': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_D', 'AVXalign': False, 'congruent': 0, 'size': 16, 'same': False, 'NT': False}} {'OP': 'STOR', 'dst': {'type': 'addresses_P', 'AVXalign': False, 'congruent': 0, 'size': 4, 'same': False, 'NT': False}} [Faulty Load] {'OP': 'LOAD', 'src': {'type': 'addresses_RW', 'AVXalign': False, 'congruent': 0, 'size': 4, 'same': True, 'NT': False}} <gen_prepare_buffer> {'OP': 'LOAD', 'src': {'type': 'addresses_A_ht', 'AVXalign': False, 'congruent': 6, 'size': 16, 'same': False, 'NT': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_UC_ht', 'AVXalign': True, 'congruent': 10, 'size': 32, 'same': False, 'NT': False}} {'OP': 'REPM', 'src': {'type': 'addresses_WT_ht', 'congruent': 1, 'same': False}, 'dst': {'type': 'addresses_normal_ht', 'congruent': 5, 'same': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_normal_ht', 'AVXalign': False, 'congruent': 1, 'size': 2, 'same': False, 'NT': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_D_ht', 'AVXalign': False, 'congruent': 3, 'size': 1, 'same': False, 'NT': False}} {'OP': 'LOAD', 'src': {'type': 'addresses_D_ht', 'AVXalign': False, 'congruent': 1, 'size': 1, 'same': False, 'NT': False}} {'OP': 'REPM', 'src': {'type': 'addresses_D_ht', 'congruent': 5, 'same': False}, 'dst': {'type': 'addresses_A_ht', 'congruent': 4, 'same': False}} {'32': 21829} 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 */
38.220238
2,999
0.656284
a580f2509084a63875bc1ab23ad2488bc161001e
95
asm
Assembly
include/flash.asm
siraben/ti84th-os
b9c659c8da601eb2751eabd277d51fd38743f633
[ "MIT" ]
2
2018-12-10T00:36:02.000Z
2021-01-04T09:49:21.000Z
include/flash.asm
siraben/ti84-forthos
b9c659c8da601eb2751eabd277d51fd38743f633
[ "MIT" ]
null
null
null
include/flash.asm
siraben/ti84-forthos
b9c659c8da601eb2751eabd277d51fd38743f633
[ "MIT" ]
null
null
null
#ifndef _FLASH_IMPORTS #define _FLASH_IMPORTS .import unlock_flash .import lock_flash #endif
11.875
22
0.831579
1520830ef40a6d639f895039e59a6afc9eed1b6f
1,984
asm
Assembly
programs/oeis/172/A172285.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/172/A172285.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/172/A172285.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A172285: a(n) = (5*2^n - 5*(-1)^n - 3*n*(-1)^n) / 9. ; 0,2,1,6,7,20,33,74,139,288,565,1142,2271,4556,9097,18210,36403,72824,145629,291278,582535,1165092,2330161,4660346,9320667,18641360,37282693,74565414,149130799,298261628,596523225,1193046482,2386092931,4772185896,9544371757,19088743550,38177487063,76354974164,152709948289,305419896618,610839793195,1221679586432,2443359172821,4886718345686,9773436691327,19546873382700,39093746765353,78187493530754,156374987061459,312749974122968,625499948245885,1250999896491822,2501999792983591,5003999585967236,10007999171934417,20015998343868890,40031996687737723,80063993375475504,160127986750950949,320255973501901958,640511947003803855,1281023894007607772,2562047788015215481,5124095576030431026,10248191152060861987,20496382304121724040,40992764608243448013,81985529216486896094,163971058432973792119,327942116865947584308,655884233731895168545,1311768467463790337162,2623536934927580674251,5247073869855161348576,10494147739710322697077,20988295479420645394230,41976590958841290788383,83953181917682581576844,167906363835365163153609,335812727670730326307298,671625455341460652614515,1343250910682921305229112,2686501821365842610458141,5373003642731685220916366,10746007285463370441832647,21492014570926740883665380,42984029141853481767330673,85968058283706963534661434,171936116567413927069322779,343872233134827854138645648,687744466269655708277291205,1375488932539311416554582502,2750977865078622833109164911,5501955730157245666218329916,11003911460314491332436659737,22007822920628982664873319570,44015645841257965329746639043,88031291682515930659493278184,176062583365031861318986556269,352125166730063722637973112638 mov $5,2 mov $6,$0 lpb $5 mov $0,$6 mov $3,0 sub $5,1 add $0,$5 sub $0,1 lpb $0 mov $2,$0 trn $0,2 max $2,0 seq $2,115102 ; a(0)=2, a(1)=8, a(n)=a(n-1)+2*a(n-2). add $3,$2 lpe mov $4,$5 mul $4,$3 add $1,$4 mov $7,$3 lpe min $6,1 mul $6,$7 sub $1,$6 div $1,4 mov $0,$1
68.413793
1,617
0.844254
e0046e17da015e8ed73eb89689a35299a054d5dc
147
asm
Assembly
other.7z/SFC.7z/SFC/ソースデータ/ゼルダの伝説神々のトライフォース/フランス_PAL/Fra_asm/zel_enmy.asm
prismotizm/gigaleak
d082854866186a05fec4e2fdf1def0199e7f3098
[ "MIT" ]
null
null
null
other.7z/SFC.7z/SFC/ソースデータ/ゼルダの伝説神々のトライフォース/フランス_PAL/Fra_asm/zel_enmy.asm
prismotizm/gigaleak
d082854866186a05fec4e2fdf1def0199e7f3098
[ "MIT" ]
null
null
null
other.7z/SFC.7z/SFC/ソースデータ/ゼルダの伝説神々のトライフォース/フランス_PAL/Fra_asm/zel_enmy.asm
prismotizm/gigaleak
d082854866186a05fec4e2fdf1def0199e7f3098
[ "MIT" ]
null
null
null
Name: zel_enmy.asm Type: file Size: 386848 Last-Modified: '2016-05-13T04:20:48Z' SHA-1: 02722BB21202362E482739E48DFD512EAEE9C49E Description: null
21
47
0.816327
c5b54aa12287def249ad288276868335dfc2d1fe
819
asm
Assembly
Engine Hacks/EventRescue/asm/RescueEvent.asm
sme23/MekkahRestrictedHackComp1
1cc9d2fec557424f358b6bfa21f9f3bb6faf2978
[ "CC0-1.0" ]
1
2020-10-12T07:09:33.000Z
2020-10-12T07:09:33.000Z
Wizardry/QualityOfLife/EventRescue/asm/RescueEvent.s
sme23/WhatHeck
746a2be83358aaa4e855182176b47c4808f2587a
[ "CC0-1.0" ]
null
null
null
Wizardry/QualityOfLife/EventRescue/asm/RescueEvent.s
sme23/WhatHeck
746a2be83358aaa4e855182176b47c4808f2587a
[ "CC0-1.0" ]
null
null
null
@rescue ASMC @expects coordinates of rescuing unit in Slot 0x1 (0xYYYYXXXX) @and rescuee in Slot 0x2 (0xYYYYXXXX) .thumb .org 0 push {r4-r5,lr} ldr r2, =0x30004bc @slot 1 ldrh r0,[r2] @x coords ldrh r1,[r2,#2] @y coords bl GetUnitFromCoords cmp r0,#0 beq End ldr r5, =0x8019430 @turn deployment no into ram ptr mov lr,r5 .short 0xf800 mov r4,r0 @save rescuer's ram ldr r2, =0x30004c0 @slot 2 ldrh r0,[r2] ldrh r1,[r2,#2] bl GetUnitFromCoords cmp r0,#0 beq End mov lr,r5 .short 0xf800 mov r1,r0 @rescuee in r1 mov r0,r4 @rescuer in r0 ldr r3,=0x801834c @rescue routine mov lr,r3 .short 0xf800 End: pop {r4-r5} pop {r0} bx r0 GetUnitFromCoords: @gets deployment number, given r0=x and r1=y ldr r2,=0x202e4d8 @pointer to unit map ldr r2,[r2] lsl r1,#2 @y*4 add r1,r2 @row address ldr r1,[r1] ldrb r0,[r1,r0] bx lr
17.425532
62
0.71917
226a38ba88715d340bc1ce992ed178bbada80773
369
asm
Assembly
oeis/122/A122439.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/122/A122439.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/122/A122439.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A122439: Expansion of 1/(1-2x-x^2+4x^4). ; Submitted by Jon Maiga ; 1,2,5,12,25,54,113,232,477,970,1965,3972,8001,16094,32329,64864,130053,260594,521925,1044988,2091689,4185990,8375969,16757976,33525165,67064346,134149981,268332404,536714129,1073503278,2147120761 add $0,1 mov $1,2 pow $1,$0 seq $0,159288 ; Expansion of (1+x+x^2)/(1-x^2-2*x^3). sub $1,$0 mov $0,$1
33.545455
197
0.723577
fcc69637e1e0508afd2a13368ba72c3d86e17052
1,566
asm
Assembly
001-hello/hello.asm
babasbot/atari
e9e1bf180ed05a55d4ee0c99d9630a5d82b03f29
[ "MIT" ]
1
2021-01-22T09:31:00.000Z
2021-01-22T09:31:00.000Z
001-hello/hello.asm
babasbot/atari-2600
e9e1bf180ed05a55d4ee0c99d9630a5d82b03f29
[ "MIT" ]
null
null
null
001-hello/hello.asm
babasbot/atari-2600
e9e1bf180ed05a55d4ee0c99d9630a5d82b03f29
[ "MIT" ]
null
null
null
; hello.asm ; A program that initializes the system and puts some colors on the TV. processor 6502 ; Defines the Code segment, 4K Atari 2600 ROMs usually start at address $F000 seg Code ; defines the Code segmet org $f000 ; start code at $f000 ; A typical thing to do on the VCS is to initialize several flags ; and registers when the cartridge starts or is reset. ; We have to make sure that the stack pointer starts at $FF which will ; give the stack as much room as possible if we use subroutines. Start sei ; disable interrupts cld ; disable BCD math mode ldx #$ff ; init stack pointer to $FF txs ; transfer X register to S register ; We want to make sure the memory and the hardware is reset to a known state, ; since in the "real world", it will be in a random state. ; This sets the entire zero page region ($00-$FF) to zero, which includes the ; entire TIA register space and the entire RAM space. lda #0 ; set the A register to zero ldx #$fd ; set the X register to #$ff ZeroZP sta $0,X ; store the A register at address ($0 + X) dex ; decrement X by one bne ZeroZP ; branch until X is zero ; Sets the $09 register (Color-Luminance Background) to $5E (pink). lda #$5E ; load the $5E value (pink) into the A register sta $09 ; store A into the Color-Luminance Background register ; Tells the CPU to return to the Start label and run everything again. jmp Start ; Fills the ROM size to 4k and tells the 6502 where aour program starts. org $fffc .word Start ; reset vector at $fffc .word Start ; interrupt vector at $fffc
34.8
77
0.727331
de7ef183fb434f05c6e72a91f7ca450e27a6db5b
795
asm
Assembly
programs/oeis/165/A165247.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/165/A165247.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/165/A165247.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A165247: a(n) = (10^n + 71)/9. ; 9,19,119,1119,11119,111119,1111119,11111119,111111119,1111111119,11111111119,111111111119,1111111111119,11111111111119,111111111111119,1111111111111119,11111111111111119,111111111111111119,1111111111111111119,11111111111111111119,111111111111111111119,1111111111111111111119,11111111111111111111119,111111111111111111111119,1111111111111111111111119,11111111111111111111111119,111111111111111111111111119,1111111111111111111111111119,11111111111111111111111111119,111111111111111111111111111119,1111111111111111111111111111119,11111111111111111111111111111119,111111111111111111111111111111119,1111111111111111111111111111111119,11111111111111111111111111111111119,111111111111111111111111111111111119 add $0,1 mov $1,10 pow $1,$0 div $1,9 add $1,8 mov $0,$1
79.5
703
0.895597
07fd2dc89a6d33c0fff2792c5ba6942bda6d8c88
4,485
asm
Assembly
Library/Chart/CObject/cobjectState.asm
steakknife/pcgeos
95edd7fad36df400aba9bab1d56e154fc126044a
[ "Apache-2.0" ]
504
2018-11-18T03:35:53.000Z
2022-03-29T01:02:51.000Z
Library/Chart/CObject/cobjectState.asm
steakknife/pcgeos
95edd7fad36df400aba9bab1d56e154fc126044a
[ "Apache-2.0" ]
96
2018-11-19T21:06:50.000Z
2022-03-06T10:26:48.000Z
Library/Chart/CObject/cobjectState.asm
steakknife/pcgeos
95edd7fad36df400aba9bab1d56e154fc126044a
[ "Apache-2.0" ]
73
2018-11-19T20:46:53.000Z
2022-03-29T00:59:26.000Z
COMMENT @%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Copyright (c) GeoWorks 1992 -- All Rights Reserved PROJECT: PC GEOS MODULE: FILE: cobjectState.asm AUTHOR: Chris Boyke ROUTINES: Name Description ---- ----------- REVISION HISTORY: Name Date Description ---- ---- ----------- cdb 5/29/92 Initial version. DESCRIPTION: $Id: cobjectState.asm,v 1.1 97/04/04 17:46:18 newdeal Exp $ %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%@ COMMENT @%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% ChartObjectSetState %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% SYNOPSIS: Set the state of this chart object CALLED BY: INTERNAL PASS: *ds:si - chart object cl - ChartObjectState flags to set ch - ChartObjectState flags to clear RETURN: nothing DESTROYED: di PSEUDO CODE/STRATEGY: Called as both a METHOD and a PROCEDURE KNOWN BUGS/SIDE EFFECTS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- CDB 4/17/92 Initial version. %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%@ ChartObjectSetState method ChartObjectClass, MSG_CHART_OBJECT_SET_STATE uses cx class ChartObjectClass .enter call ObjMarkDirty EC < call ECCheckChartObjectDSSI > mov di, ds:[si] ; Don't allow setting of the UPDATING flag if already set, or ; clearing it if already cleared if ERROR_CHECK ECCheckFlags cl, ChartObjectState ECCheckFlags ch, ChartObjectState test cl, mask COS_UPDATING jz notSetting test ds:[di].COI_state, mask COS_UPDATING ERROR_NZ ILLEGAL_STATE notSetting: test ch, mask COS_UPDATING jz ok test ds:[di].COI_state, mask COS_UPDATING ERROR_Z ILLEGAL_STATE ok: endif not ch andnf ds:[di].COI_state, ch ornf ds:[di].COI_state, cl .leave ret ChartObjectSetState endp COMMENT @%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% ChartObjectMarkInvalid %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% DESCRIPTION: Mark the chart object (and possibly its parent) invalid. PASS: *ds:si = ChartObjectClass object ds:di = ChartObjectClass instance data es = Segment of ChartObjectClass. cl = ChartObjectState flags to set dx - nonzero if this is not the first child to be called. RETURN: dx = nonzero DESTROYED: nothing REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- cdb 5/29/92 Initial version. %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%@ ChartObjectMarkInvalid method dynamic ChartObjectClass, MSG_CHART_OBJECT_MARK_INVALID uses ax, cx .enter mov di, ds:[si] mov al, ds:[di].COI_state ; save original state ; only pass these bits push cx clr ch EC < test cl, not (mask COS_BUILD_INVALID or \ mask COS_IMAGE_INVALID or \ mask COS_GEOMETRY_INVALID or \ mask COS_IMAGE_PATH) > EC < ERROR_NZ ILLEGAL_FLAGS > call ChartObjectSetState pop cx cmp al, ds:[di].COI_state je done ; If the image-invalid flag is set, then clear it and set the ; image-path flag instead (for the parent) test cl, mask COS_IMAGE_INVALID jz gotFlags and cl, not mask COS_IMAGE_INVALID or cl, mask COS_IMAGE_PATH gotFlags: mov ax, MSG_CHART_OBJECT_MARK_INVALID call ChartObjectCallParent done: .leave ret ChartObjectMarkInvalid endm COMMENT @%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% ChartObjectMarkTreeInvalid %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% DESCRIPTION: Mark a tree invalid PASS: *ds:si = ChartObjectClass object ds:di = ChartObjectClass instance data es = Segment of ChartObjectClass. RETURN: dx - TRUE DESTROYED: nothing REGISTER/STACK USAGE: PSEUDO CODE/STRATEGY: KNOWN BUGS/SIDE EFFECTS/CAVEATS/IDEAS: REVISION HISTORY: Name Date Description ---- ---- ----------- cdb 5/29/92 Initial version. %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%@ ChartObjectMarkTreeInvalid method dynamic ChartObjectClass, MSG_CHART_OBJECT_MARK_TREE_INVALID uses cx .enter clr ch call ChartObjectSetState .leave ret ChartObjectMarkTreeInvalid endm
20.957944
71
0.574805
d8386a241afdf42a31fc6e0391c3283bd04605f8
7,568
asm
Assembly
Transynther/x86/_processed/NONE/_xt_/i3-7100_9_0x84_notsx.log_21829_2758.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
9
2020-08-13T19:41:58.000Z
2022-03-30T12:22:51.000Z
Transynther/x86/_processed/NONE/_xt_/i3-7100_9_0x84_notsx.log_21829_2758.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
1
2021-04-29T06:29:35.000Z
2021-05-13T21:02:30.000Z
Transynther/x86/_processed/NONE/_xt_/i3-7100_9_0x84_notsx.log_21829_2758.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
3
2020-07-14T17:07:07.000Z
2022-03-21T01:12:22.000Z
.global s_prepare_buffers s_prepare_buffers: push %r14 push %r15 push %r9 push %rax push %rbp push %rcx push %rdi push %rdx push %rsi lea addresses_WT_ht+0x1c73d, %rdx nop nop nop nop inc %r9 movw $0x6162, (%rdx) sub $4924, %rdx lea addresses_normal_ht+0x149d, %rbp nop nop nop nop nop dec %rdx mov $0x6162636465666768, %r15 movq %r15, (%rbp) nop add %r9, %r9 lea addresses_WC_ht+0x7ebd, %r14 nop nop nop add $12854, %rax mov (%r14), %dx nop nop nop nop and $34159, %r14 lea addresses_D_ht+0x64bd, %rsi lea addresses_A_ht+0x56a9, %rdi clflush (%rdi) nop nop add %rdx, %rdx mov $31, %rcx rep movsb nop nop nop nop add $60997, %r9 lea addresses_WT_ht+0x1bcbd, %rsi lea addresses_UC_ht+0x122bd, %rdi clflush (%rsi) nop sub %r9, %r9 mov $23, %rcx rep movsw nop nop nop nop nop and %r14, %r14 lea addresses_WT_ht+0x12b05, %r14 nop nop nop nop nop and $16335, %r9 mov (%r14), %edi nop cmp $20468, %rcx lea addresses_WC_ht+0xd44d, %rsi lea addresses_UC_ht+0x1c08d, %rdi nop nop dec %rbp mov $18, %rcx rep movsq sub %rsi, %rsi lea addresses_WC_ht+0x19cbd, %rbp nop nop nop nop nop sub %rdi, %rdi mov (%rbp), %r14w nop nop nop nop cmp %rsi, %rsi lea addresses_WT_ht+0x1d2bd, %rbp nop nop nop and $30267, %r9 mov $0x6162636465666768, %rdx movq %rdx, %xmm4 and $0xffffffffffffffc0, %rbp movntdq %xmm4, (%rbp) nop nop nop sub %rdi, %rdi lea addresses_D_ht+0x9539, %rsi lea addresses_D_ht+0x5cbd, %rdi nop nop nop cmp %r15, %r15 mov $72, %rcx rep movsl nop nop nop nop lfence lea addresses_A_ht+0x1d369, %r15 nop nop nop nop add %r14, %r14 movups (%r15), %xmm0 vpextrq $1, %xmm0, %rbp nop and $22720, %rsi pop %rsi pop %rdx pop %rdi pop %rcx pop %rbp pop %rax pop %r9 pop %r15 pop %r14 ret .global s_faulty_load s_faulty_load: push %r10 push %r12 push %r13 push %r15 push %r8 push %r9 push %rax // Store lea addresses_normal+0x4d3d, %r12 nop cmp %r8, %r8 mov $0x5152535455565758, %r15 movq %r15, (%r12) nop nop inc %r8 // Store lea addresses_normal+0x15cbd, %r13 and $45538, %r8 mov $0x5152535455565758, %r12 movq %r12, (%r13) nop nop nop nop and $23683, %r12 // Store lea addresses_PSE+0xdb8d, %r15 nop xor $32215, %r10 movl $0x51525354, (%r15) nop and $10127, %r10 // Faulty Load lea addresses_RW+0x134bd, %r8 nop nop nop nop nop xor $5694, %r12 mov (%r8), %r10w lea oracles, %r13 and $0xff, %r10 shlq $12, %r10 mov (%r13,%r10,1), %r10 pop %rax pop %r9 pop %r8 pop %r15 pop %r13 pop %r12 pop %r10 ret /* <gen_faulty_load> [REF] {'src': {'type': 'addresses_RW', 'same': False, 'size': 2, 'congruent': 0, 'NT': False, 'AVXalign': False}, 'OP': 'LOAD'} {'dst': {'type': 'addresses_normal', 'same': False, 'size': 8, 'congruent': 3, 'NT': False, 'AVXalign': False}, 'OP': 'STOR'} {'dst': {'type': 'addresses_normal', 'same': False, 'size': 8, 'congruent': 10, 'NT': False, 'AVXalign': False}, 'OP': 'STOR'} {'dst': {'type': 'addresses_PSE', 'same': False, 'size': 4, 'congruent': 4, 'NT': False, 'AVXalign': False}, 'OP': 'STOR'} [Faulty Load] {'src': {'type': 'addresses_RW', 'same': True, 'size': 2, 'congruent': 0, 'NT': False, 'AVXalign': False}, 'OP': 'LOAD'} <gen_prepare_buffer> {'dst': {'type': 'addresses_WT_ht', 'same': False, 'size': 2, 'congruent': 0, 'NT': False, 'AVXalign': False}, 'OP': 'STOR'} {'dst': {'type': 'addresses_normal_ht', 'same': True, 'size': 8, 'congruent': 5, 'NT': False, 'AVXalign': False}, 'OP': 'STOR'} {'src': {'type': 'addresses_WC_ht', 'same': False, 'size': 2, 'congruent': 6, 'NT': False, 'AVXalign': False}, 'OP': 'LOAD'} {'src': {'type': 'addresses_D_ht', 'congruent': 8, 'same': False}, 'dst': {'type': 'addresses_A_ht', 'congruent': 2, 'same': False}, 'OP': 'REPM'} {'src': {'type': 'addresses_WT_ht', 'congruent': 10, 'same': False}, 'dst': {'type': 'addresses_UC_ht', 'congruent': 9, 'same': False}, 'OP': 'REPM'} {'src': {'type': 'addresses_WT_ht', 'same': True, 'size': 4, 'congruent': 3, 'NT': False, 'AVXalign': False}, 'OP': 'LOAD'} {'src': {'type': 'addresses_WC_ht', 'congruent': 3, 'same': False}, 'dst': {'type': 'addresses_UC_ht', 'congruent': 3, 'same': False}, 'OP': 'REPM'} {'src': {'type': 'addresses_WC_ht', 'same': False, 'size': 2, 'congruent': 11, 'NT': False, 'AVXalign': False}, 'OP': 'LOAD'} {'dst': {'type': 'addresses_WT_ht', 'same': True, 'size': 16, 'congruent': 9, 'NT': True, 'AVXalign': False}, 'OP': 'STOR'} {'src': {'type': 'addresses_D_ht', 'congruent': 0, 'same': False}, 'dst': {'type': 'addresses_D_ht', 'congruent': 10, 'same': True}, 'OP': 'REPM'} {'src': {'type': 'addresses_A_ht', 'same': False, 'size': 16, 'congruent': 2, 'NT': False, 'AVXalign': False}, 'OP': 'LOAD'} {'32': 21829} 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 */
32.761905
2,999
0.657373
5c5094983fe1ffe3e2b066c0fea78302a3cbabc9
712
asm
Assembly
programs/oeis/254/A254609.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
programs/oeis/254/A254609.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
programs/oeis/254/A254609.asm
karttu/loda
9c3b0fc57b810302220c044a9d17db733c76a598
[ "Apache-2.0" ]
null
null
null
; A254609: Triangle read by rows: T(n,k) = A243757(n)/(A243757(k)*A243757(n-k)). ; 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,5,5,5,1,1,1,5,5,5,1,1,1,1,1,5,5,1,1,1,1,1,1,1,5,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,5,5,5,1,5,5,5,5,1,1,1,5,5,5,1,1,5,5,5,1,1,1,1,1,5,5,1,1,1,5,5,1,1,1,1,1,1,1,5,1,1,1,1,5,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,5,5,5,1,5,5,5,5,1,5,5,5,5,1,1,1,5,5,5,1,1,5,5,5,1,1,5,5,5,1,1,1,1,1,5,5,1,1,1,5,5,1,1,1,5,5,1,1,1,1,1,1,1,5,1,1,1,1,5,1,1,1,1,5,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,5,5,5,5,1,5,5,5,5,1,5,5,5,5,1,5,5,5,5,1,1,1,5,5,5,1,1,5,5,5,1,1,5,5,5,1,1,5,5 cal $0,7318 ; Pascal's triangle read by rows: C(n,k) = binomial(n,k) = n!/(k!*(n-k)!), 0 <= k <= n. gcd $0,1073741815 mov $1,$0
101.714286
501
0.526685
9a5687c2d3c720729c6a44f42389145309fcc011
700
asm
Assembly
oeis/261/A261032.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/261/A261032.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/261/A261032.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A261032: a(n) = (-1)^n*(n^8 + 4*n^7 - 14*n^5 + 28*n^3 - 17*n)/2. ; Submitted by Christian Krause ; 0,-1,255,-6306,59230,-331395,1348221,-4416580,12360636,-30686085,69313915,-145044966,284936730,-530793991,944995065,-1617895560,2677071736,-4298685705,6721274871,-10262288170,15337711830,-22485147531,32390726005,-45920259276,64155054900,-88432835725,120394228851,-162035307630,215766690706,-284479722255,371620277745,-481270759696,618240868080,-788167750161,997626154735,-1254249235890,1566860671566,-1945618782355,2402173356141,-2949835904340,3603764095660,-4381161133461,5301490862955 lpb $0 mov $2,$0 sub $0,1 seq $2,17528 ; (12n)^8. add $3,$2 div $3,-1 lpe mov $0,$3 div $0,429981696
50
488
0.764286
a02a97c391abbd4e867c74b9e7053b3cd228719a
449
asm
Assembly
_anim/obj87.asm
vladjester2020/Sonic1TMR
22e749a2aab74cc725729e476d6252b071c12e42
[ "Apache-2.0" ]
null
null
null
_anim/obj87.asm
vladjester2020/Sonic1TMR
22e749a2aab74cc725729e476d6252b071c12e42
[ "Apache-2.0" ]
2
2019-06-13T14:26:59.000Z
2019-10-10T13:15:14.000Z
_anim/obj87.asm
vladjester2020/Sonic1TMR
22e749a2aab74cc725729e476d6252b071c12e42
[ "Apache-2.0" ]
null
null
null
; --------------------------------------------------------------------------- ; Animation script - Sonic on the ending sequence ; --------------------------------------------------------------------------- dc.w byte_551C-Ani_obj87 dc.w byte_552A-Ani_obj87 dc.w byte_5534-Ani_obj87 byte_551C: dc.b 3, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 2, $FA byte_552A: dc.b 5, 3, 4, 3, 4, 3, 4, 3, $FA, 0 byte_5534: dc.b 3, 5, 5, 5, 6, 7, $FE, 1 even
44.9
78
0.394209
4aaeb5697295dd1a03d9860c0ab9c6f8fe10d246
9,550
asm
Assembly
ffmpeg/libavcodec/x86/cfhdencdsp.asm
GustavoGalo/discord-bot-1
031cd3397697e9273198712db18b662a31d63d15
[ "MIT" ]
30
2022-03-10T16:34:13.000Z
2022-03-29T09:32:35.000Z
ffmpeg/libavcodec/x86/cfhdencdsp.asm
GustavoGalo/discord-bot-1
031cd3397697e9273198712db18b662a31d63d15
[ "MIT" ]
2
2021-07-24T19:31:37.000Z
2022-02-14T05:25:19.000Z
ffmpeg/libavcodec/x86/cfhdencdsp.asm
GustavoGalo/discord-bot-1
031cd3397697e9273198712db18b662a31d63d15
[ "MIT" ]
2
2021-07-13T08:06:59.000Z
2021-07-24T19:27:44.000Z
;****************************************************************************** ;* x86-optimized functions for the CFHD encoder ;* Copyright (c) 2021 Paul B Mahol ;* ;* This file is part of FFmpeg. ;* ;* FFmpeg is free software; you can redistribute it and/or ;* modify it under the terms of the GNU Lesser General Public ;* License as published by the Free Software Foundation; either ;* version 2.1 of the License, or (at your option) any later version. ;* ;* FFmpeg is distributed in the hope that it will be useful, ;* but WITHOUT ANY WARRANTY; without even the implied warranty of ;* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU ;* Lesser General Public License for more details. ;* ;* You should have received a copy of the GNU Lesser General Public ;* License along with FFmpeg; if not, write to the Free Software ;* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA ;****************************************************************************** %include "libavutil/x86/x86util.asm" SECTION_RODATA pw_p1_n1: dw 1, -1, 1, -1, 1, -1, 1, -1 pw_n1_p1: dw -1, 1, -1, 1, -1, 1, -1, 1 pw_p5_n11: dw 5, -11, 5, -11, 5, -11, 5, -11 pw_n5_p11: dw -5, 11, -5, 11, -5, 11, -5, 11 pw_p11_n5: dw 11, -5, 11, -5, 11, -5, 11, -5 pw_n11_p5: dw -11, 5, -11, 5, -11, 5, -11, 5 pd_4: times 4 dd 4 pw_n4: times 8 dw -4 cextern pw_m1 cextern pw_1 cextern pw_4 SECTION .text %if ARCH_X86_64 INIT_XMM sse2 cglobal cfhdenc_horiz_filter, 8, 10, 11, input, low, high, istride, lwidth, hwidth, width, y, x, temp shl istrideq, 1 shl lwidthq, 1 shl hwidthq, 1 mova m7, [pd_4] mova m8, [pw_1] mova m9, [pw_m1] mova m10,[pw_p1_n1] movsxdifnidn yq, yd movsxdifnidn widthq, widthd neg yq .looph: movsx xq, word [inputq] movsx tempq, word [inputq + 2] add tempq, xq movd xm0, tempd packssdw m0, m0 movd tempd, m0 mov word [lowq], tempw movsx xq, word [inputq] imul xq, 5 movsx tempq, word [inputq + 2] imul tempq, -11 add tempq, xq movsx xq, word [inputq + 4] imul xq, 4 add tempq, xq movsx xq, word [inputq + 6] imul xq, 4 add tempq, xq movsx xq, word [inputq + 8] imul xq, -1 add tempq, xq movsx xq, word [inputq + 10] imul xq, -1 add tempq, xq add tempq, 4 sar tempq, 3 movd xm0, tempd packssdw m0, m0 movd tempd, m0 mov word [highq], tempw mov xq, 2 .loopw: movu m0, [inputq + xq * 2] movu m1, [inputq + xq * 2 + mmsize] pmaddwd m0, m8 pmaddwd m1, m8 packssdw m0, m1 movu [lowq+xq], m0 movu m2, [inputq + xq * 2 - 4] movu m3, [inputq + xq * 2 - 4 + mmsize] pmaddwd m2, m9 pmaddwd m3, m9 movu m0, [inputq + xq * 2 + 4] movu m1, [inputq + xq * 2 + 4 + mmsize] pmaddwd m0, m8 pmaddwd m1, m8 paddd m0, m2 paddd m1, m3 paddd m0, m7 paddd m1, m7 psrad m0, 3 psrad m1, 3 movu m5, [inputq + xq * 2 + 0] movu m6, [inputq + xq * 2 + mmsize] pmaddwd m5, m10 pmaddwd m6, m10 paddd m0, m5 paddd m1, m6 packssdw m0, m1 movu [highq+xq], m0 add xq, mmsize cmp xq, widthq jl .loopw add lowq, widthq add highq, widthq lea inputq, [inputq + widthq * 2] movsx xq, word [inputq - 4] movsx tempq, word [inputq - 2] add tempq, xq movd xm0, tempd packssdw m0, m0 movd tempd, m0 mov word [lowq-2], tempw movsx tempq, word [inputq - 4] imul tempq, 11 movsx xq, word [inputq - 2] imul xq, -5 add tempq, xq movsx xq, word [inputq - 6] imul xq, -4 add tempq, xq movsx xq, word [inputq - 8] imul xq, -4 add tempq, xq movsx xq, word [inputq - 10] add tempq, xq movsx xq, word [inputq - 12] add tempq, xq add tempq, 4 sar tempq, 3 movd xm0, tempd packssdw m0, m0 movd tempd, m0 mov word [highq-2], tempw sub inputq, widthq sub inputq, widthq sub highq, widthq sub lowq, widthq add lowq, lwidthq add highq, hwidthq add inputq, istrideq add yq, 1 jl .looph RET %endif %if ARCH_X86_64 INIT_XMM sse2 cglobal cfhdenc_vert_filter, 8, 11, 14, input, low, high, istride, lwidth, hwidth, width, height, x, y, pos shl istrideq, 1 shl widthd, 1 sub heightd, 2 xor xq, xq mova m7, [pd_4] mova m8, [pw_1] mova m9, [pw_m1] mova m10,[pw_p1_n1] mova m11,[pw_n1_p1] mova m12,[pw_4] mova m13,[pw_n4] .loopw: mov yq, 2 mov posq, xq movu m0, [inputq + posq] add posq, istrideq movu m1, [inputq + posq] paddsw m0, m1 movu [lowq + xq], m0 mov posq, xq movu m0, [inputq + posq] add posq, istrideq movu m1, [inputq + posq] add posq, istrideq movu m2, [inputq + posq] add posq, istrideq movu m3, [inputq + posq] add posq, istrideq movu m4, [inputq + posq] add posq, istrideq movu m5, [inputq + posq] mova m6, m0 punpcklwd m0, m1 punpckhwd m1, m6 mova m6, m2 punpcklwd m2, m3 punpckhwd m3, m6 mova m6, m4 punpcklwd m4, m5 punpckhwd m5, m6 pmaddwd m0, [pw_p5_n11] pmaddwd m1, [pw_n11_p5] pmaddwd m2, m12 pmaddwd m3, m12 pmaddwd m4, m9 pmaddwd m5, m9 paddd m0, m2 paddd m1, m3 paddd m0, m4 paddd m1, m5 paddd m0, m7 paddd m1, m7 psrad m0, 3 psrad m1, 3 packssdw m0, m1 movu [highq + xq], m0 .looph: mov posq, istrideq imul posq, yq add posq, xq movu m0, [inputq + posq] add posq, istrideq movu m1, [inputq + posq] paddsw m0, m1 mov posq, lwidthq imul posq, yq add posq, xq movu [lowq + posq], m0 add yq, -2 mov posq, istrideq imul posq, yq add posq, xq movu m0, [inputq + posq] add posq, istrideq movu m1, [inputq + posq] add posq, istrideq movu m2, [inputq + posq] add posq, istrideq movu m3, [inputq + posq] add posq, istrideq movu m4, [inputq + posq] add posq, istrideq movu m5, [inputq + posq] add yq, 2 mova m6, m0 punpcklwd m0, m1 punpckhwd m1, m6 mova m6, m2 punpcklwd m2, m3 punpckhwd m3, m6 mova m6, m4 punpcklwd m4, m5 punpckhwd m5, m6 pmaddwd m0, m9 pmaddwd m1, m9 pmaddwd m2, m10 pmaddwd m3, m11 pmaddwd m4, m8 pmaddwd m5, m8 paddd m0, m4 paddd m1, m5 paddd m0, m7 paddd m1, m7 psrad m0, 3 psrad m1, 3 paddd m0, m2 paddd m1, m3 packssdw m0, m1 mov posq, hwidthq imul posq, yq add posq, xq movu [highq + posq], m0 add yq, 2 cmp yq, heightq jl .looph mov posq, istrideq imul posq, yq add posq, xq movu m0, [inputq + posq] add posq, istrideq movu m1, [inputq + posq] paddsw m0, m1 mov posq, lwidthq imul posq, yq add posq, xq movu [lowq + posq], m0 sub yq, 4 mov posq, istrideq imul posq, yq add posq, xq movu m0, [inputq + posq] add posq, istrideq movu m1, [inputq + posq] add posq, istrideq movu m2, [inputq + posq] add posq, istrideq movu m3, [inputq + posq] add posq, istrideq movu m4, [inputq + posq] add posq, istrideq movu m5, [inputq + posq] add yq, 4 mova m6, m0 punpcklwd m0, m1 punpckhwd m1, m6 mova m6, m2 punpcklwd m2, m3 punpckhwd m3, m6 mova m6, m4 punpcklwd m4, m5 punpckhwd m5, m6 pmaddwd m0, m8 pmaddwd m1, m8 pmaddwd m2, m13 pmaddwd m3, m13 pmaddwd m4, [pw_p11_n5] pmaddwd m5, [pw_n5_p11] paddd m4, m2 paddd m5, m3 paddd m4, m0 paddd m5, m1 paddd m4, m7 paddd m5, m7 psrad m4, 3 psrad m5, 3 packssdw m4, m5 mov posq, hwidthq imul posq, yq add posq, xq movu [highq + posq], m4 add xq, mmsize cmp xq, widthq jl .loopw RET %endif
22.055427
107
0.479895
cee83ca5b4269b64ea5a34ebb65432f0fdc55bb7
1,377
asm
Assembly
Z_OS/Maclib/BGNPGM.asm
CopperAv/hard-code
2b89f8e126ce279044e3325b82385d7bdc35e27e
[ "MIT" ]
null
null
null
Z_OS/Maclib/BGNPGM.asm
CopperAv/hard-code
2b89f8e126ce279044e3325b82385d7bdc35e27e
[ "MIT" ]
null
null
null
Z_OS/Maclib/BGNPGM.asm
CopperAv/hard-code
2b89f8e126ce279044e3325b82385d7bdc35e27e
[ "MIT" ]
null
null
null
* * * * * * * * * * * * * * SAVEAREA CODE * * * * * * * * * * * * * * * * SAVE:|SYS|PSA|NSA|R14|R15|R0|R1|R2|R3|R4|R5|R6|R7|R8|R9|R10|R11|R12|* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * MACRO * &LABEL BGNPGM &SAVEAREA,&AMODE,&RMODE * &LABEL CSECT , * &LABEL AMODE &AMODE * &LABEL RMODE &RMODE * STM 14,12,12(13) SAVE AFTER CALL ADDRESS REGS * BALR 12,0 * USING *,12 ESTABLISH ADDRESSABILITY * LR 11,13 SAVE CALLBACK ADDRESS IN R11 * LA 13,&SAVEAREA LOAD ADDRESS OF STORAGE * ST 11,4(,13) STORAGE PSA AFTER 1 WORD * ST 13,8(,11) STORAGE NSA AFTER 2 WORD * MEND * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
76.5
80
0.236747
7400bdb57303141d2a83ae2a67145bce3d1ad72e
704
asm
Assembly
oeis/020/A020063.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/020/A020063.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/020/A020063.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A020063: Integer part of Gamma(n+1/10)/Gamma(1/10). ; Submitted by Jon Maiga ; 1,0,0,0,0,2,14,91,648,5252,47801,482796,5359035,64844332,849460756,11977396665,180858689641,2911824903229,49792205845228,901238925798638,17213663482753993,345994636003355264,7300486819670796087,161340758714724593536,3726971526310138110689,89820013784074328467611,2254482345980265644537060,58841989230084933322417281,1594617908135301693037508331,44808763218601977574353984102,1303935009661317547413700937372,39248443790805658177152398214910,1220626601894055969309439584483701 mov $2,1 mov $3,$0 mul $3,5 lpb $3 sub $3,4 mov $5,$3 mul $5,2 sub $5,1 mul $2,$5 sub $3,1 lpe mov $4,10 pow $4,$0 div $2,$4 mov $0,$2
35.2
476
0.81108
7837375318b2474ecae72e4516c46e024f65cd12
2,316
asm
Assembly
Wizardry/ExternalHacks/UnlockChest/unlockafter.asm
sme23/WhatHeck
746a2be83358aaa4e855182176b47c4808f2587a
[ "CC0-1.0" ]
1
2021-09-27T02:59:12.000Z
2021-09-27T02:59:12.000Z
Wizardry/ExternalHacks/UnlockChest/unlockafter.asm
sme23/WhatHeck
746a2be83358aaa4e855182176b47c4808f2587a
[ "CC0-1.0" ]
null
null
null
Wizardry/ExternalHacks/UnlockChest/unlockafter.asm
sme23/WhatHeck
746a2be83358aaa4e855182176b47c4808f2587a
[ "CC0-1.0" ]
null
null
null
//r4 = unit RAM data //r6 = unit action struct 203A958 .thumb .macro blh to, reg=r3 ldr \reg, =\to mov lr, \reg .short 0xf800 .endm .equ SetupBattleStructForStaffUser, 0x0802cb24 .equ FinishUpItemBattle, 0x0802cc54 .equ BeginBattleAnimations, 0x0802ca14 .equ UnlockDoor, 0x0808320c .equ UnlockChest, 0x080831c8 .equ GetUnitStruct, 0x8019430 .equ GetItemIndex, 0x80174ED .equ gMapTerrain, 0x0202E4DC .equ OpenChestTerrainType, 0x20 .equ ChestTerrainType, 0x21 .equ UsingSpellMenu, UnlockStaffID+4 .equ SelectedSpell, UsingSpellMenu+4 push {lr} ldrb r0, [r6,#0x11] @action taken this turn cmp r0, #0x3 @used a staff bne EndFunc ldrb r2, [r6,#0x0C] @allegiance byte of the current character taking action ldrb r1, [r4,#0x0B] @allegiance byte of the character we are checking cmp r2, r1 @check if same character bne EndFunc @now check if Unlock was used - Edit by Snek: This should be cleaner and play with Gaiden Magi nicer. @ ldrb r0, [r6, #0x6] //item id @ mov r1, #0xFF @ and r0, r1 @ cmp r0, #UnlockStaffID @ bne EndFunc ldr r0, =UsingSpellMenu cmp r0, #0x00 beq NotUsingSpellMenu ldrb r0, [ r0 ] cmp r0, #0x00 beq NotUsingSpellMenu @ We're using the spell menu. Reference SelectedSpell instead of unit->items[gActionData+0x12] ldr r0, =SelectedSpell ldrb r0, [ r0 ] b CheckForItemID NotUsingSpellMenu: @ r2 still has the unit ID of the active character. mov r0, r2 blh GetUnitStruct, r1 ldrb r1, [ r6, #0x12 ] @ Item slot being used. lsl r1, r1, #0x01 add r1, r1, #0x1E @ r1 now has the offset of the inventory slot. ldrh r0, [ r0, r1 ] @ r0 now has the item ID. blh GetItemIndex, r1 CheckForItemID: ldr r1, =UnlockStaffID ldrb r1, [ r1 ] cmp r0, r1 bne EndFunc @ End if our selected spell isn't unlock. @finally, check if valid chest at target location mov r0, #0x13 ldsb r2, [r6, r0] @target x mov r1, #0x14 ldsb r3, [r6, r1] @target y ldr r0, =gMapTerrain ldr r1, [r0] lsl r0, r3, #0x2 add r0, r0, r1 ldr r0, [r0] add r0, r0, r2 ldrb r0, [r0] @terrain type cmp r0, #ChestTerrainType bne EndFunc mov r0, r2 mov r1, r3 blh UnlockChest //and probably play sound effect too i guess ldr r0, =0x0202bcf0 add r0, #0x41 ldrb r0, [r0] lsl r0, r0, #0x1e cmp r0, #0x0 blt EndFunc mov r0, #0xB1 blh 0x080d01fc //PlaySound EndFunc: pop {r0} bx r0 .ltorg .align UnlockStaffID:
22.485437
101
0.723661
578e3e94f81d97d06ce40951c3f1d181e7214cb2
4,617
asm
Assembly
yusuf-homework/countingSort.asm
AbderrhmanAbdellatif/SysPro
fa6ee66a63a62043c5d114bf80efec397fb1a13c
[ "MIT" ]
null
null
null
yusuf-homework/countingSort.asm
AbderrhmanAbdellatif/SysPro
fa6ee66a63a62043c5d114bf80efec397fb1a13c
[ "MIT" ]
null
null
null
yusuf-homework/countingSort.asm
AbderrhmanAbdellatif/SysPro
fa6ee66a63a62043c5d114bf80efec397fb1a13c
[ "MIT" ]
null
null
null
segment .text global countingSort ; in C calling conventions ; ebx,esi,edi,ebp,cs,ds,ss,es should remain unchanged countingSort: push ebp mov ebp,esp push ebx sub esp,4 ; biggest will be here, ebp-8 mov eax,[ebp+12] ;adresin birinci mov ebx,[eax] mov [ebp-8],ebx ; 1st no of array is the biggest mov edx,[ebp+8] mov ecx, [ebp+12] ; ecx hold start address of array ;-----------------------maxi bulma işlemleri----------------------- max_loop: add ecx,4 ; ecx hold address of next element of array mov eax,[ecx] cmp eax,[ebp-8] jle next mov [ebp-8],eax next: dec edx cmp edx,1 jne max_loop ;-----------------------max+1 array oluşturup sıfırlamak----------------------- mov esi,ecx ;normal arrayin bittigi adres max_plus_one_arr: mov edx,[ebp-8] ;max add edx,1 ;max+1 (sayaç olarak kullanıldı) mov ebx,0 zero_loop: add ecx,4 ;ecx te son eleman bulunuyor mov [ecx],ebx ;ecx a sıfır at count arrayin elmanlarına sıfır atıcaz cmp edx,1 je adedine_gore_guncelle ;1 a eşitse dec edx ;max+1 den 0 kadar JMP zero_loop ;-----------------------arraydeki her sayının adedi stackta güncellemek----------------------- adedine_gore_guncelle: mov edx,[ebp+8] ;array sizei (sayaç olarak kullanacaz) mov eax,[ebp+12];array başlangıç adresi mov edi,1 adet: mov ebx,[eax] ;array[i] mov ecx,esi ;array bittigi adres jmp count_array_i_bul adet_loop: add [ecx],edi ;count[array[i]]++; add eax,4 ;i+1 dec edx ;size-- cmp edx,0 je sayi_toplama jmp adet count_array_i_bul: add ecx,4 cmp ebx,0 je adet_loop ;0 a eşitse dec ebx jmp count_array_i_bul ;-----------------------countteki her sayısı önceki sayı ile toplama----------------------- sayi_toplama: mov ebx,[ebp-8] ;max mov ecx,esi ;array bittigi adres add ecx,8 ; count array i=1 sayi_toplama_loop: mov edx,ecx ;count[i] i edx a atıldı sub edx,4 ; count[i-1] adresi mov edi,[edx] ;count[i-1] mov eax, [ecx] ;count[i] add eax,edi ;count[i] += count[i - 1]; mov [ecx],eax ;count[i] güncelle add ecx,4 ;i++ cmp ebx,1 ;max 0 a eşit mi dec ebx ;max-- je output_array jmp sayi_toplama_loop ;-----------------------orjinal arraydeki elmanların indisini bulma işlemleri----------------------- output_array: mov ecx,esi ;array bittigi adres mov edx,[ebp-8] ;max add edx,1 ;max+1 count_son_elmani_bulma: add ecx,4 ;count 1.adres cmp edx,1 ;max=1 mi je output_array_olusturma dec edx ;max-- jmp count_son_elmani_bulma output_array_olusturma: mov edx,[ebp+8] ;array sizei (sayaç olarak kullanacaz) mov ebx,0 ;elemanları 0 olsun mov [ebp-8],ecx ;count arrayin bittigi adresi atama output_olusturma_loop: add ecx,4 ;count array bitişinden sonra başlicak mov [ecx],ebx ;0 atama cmp edx,1 je orjinal_array_siralama dec edx ;size-- jmp output_olusturma_loop ;------------------------------------------------------------- orjinal_array_siralama: mov edx,[ebp+8] ;array sizei sub edx,1 ;size - 1 (sayaç olarak kullanacaz) mov ebx,esi ;array bittigi adres (son elemanı içeriyor) orjinal_array_siralama_loop: mov ecx,[ebx] ;array[i] mov edi,esi ;array bittigi adres jmp count_array_de_arr_i_bul count_array_de_arr_i_bul: add edi,4 ;count array 1.adres cmp ecx,0 je orjinal_array_siralama_loop2 ;0 a eşitse dec ecx jmp count_array_de_arr_i_bul orjinal_array_siralama_loop2: mov ecx,[edi] ;count[array[i]] mov eax,-1 add ecx,eax ;count[array[i]]-1 add [edi],eax ; count[array[i]]-- mov eax,[ebp-8] ;count arrayin bittigi adresi atama jmp output_array_count_array_i_eksibir_bul output_array_count_array_i_eksibir_bul: add eax,4 ;output array 1.adres cmp ecx,0 je orjinal_array_siralama_loop3 ;0 a eşitse dec ecx jmp output_array_count_array_i_eksibir_bul orjinal_array_siralama_loop3: mov ecx,[ebx] ;array[i] mov [eax], ecx; output[count[array[i]] - 1] = array[i] cmp edx,0 je ending ;0< dec edx sub ebx,4 jmp orjinal_array_siralama_loop ;-----------------------bitirme işlemleri----------------------- ending: mov ecx,[ebp-8] add ecx,4 ;output 1.adres mov eax,ecx ; [ebp-8] holds the biggest mov esp,ebp sub esp,4 pop ebx pop ebp ret
21.881517
122
0.599957
613b429f2014e2e92c6116c75e4a74e8fc52a210
168
asm
Assembly
src/main/fragment/mos6502-common/vwsm1=vwsm2_rol_7.asm
jbrandwood/kickc
d4b68806f84f8650d51b0e3ef254e40f38b0ffad
[ "MIT" ]
2
2022-03-01T02:21:14.000Z
2022-03-01T04:33:35.000Z
src/main/fragment/mos6502-common/vwsm1=vwsm2_rol_7.asm
jbrandwood/kickc
d4b68806f84f8650d51b0e3ef254e40f38b0ffad
[ "MIT" ]
null
null
null
src/main/fragment/mos6502-common/vwsm1=vwsm2_rol_7.asm
jbrandwood/kickc
d4b68806f84f8650d51b0e3ef254e40f38b0ffad
[ "MIT" ]
null
null
null
lda {m2} asl sta {m1} lda {m2}+1 rol sta {m1}+1 asl {m1} rol {m1}+1 asl {m1} rol {m1}+1 asl {m1} rol {m1}+1 asl {m1} rol {m1}+1 asl {m1} rol {m1}+1 asl {m1} rol {m1}+1
8.842105
10
0.559524
883a966f03ba45004dc026b60ee7aa4c5cef5115
377
asm
Assembly
Engine Hacks/SmeHax/the table upon which ideas are tabled/MakeFakeCurrentUnit.asm
sme23/MekkahRestrictedHackComp1
1cc9d2fec557424f358b6bfa21f9f3bb6faf2978
[ "CC0-1.0" ]
null
null
null
Engine Hacks/SmeHax/the table upon which ideas are tabled/MakeFakeCurrentUnit.asm
sme23/MekkahRestrictedHackComp1
1cc9d2fec557424f358b6bfa21f9f3bb6faf2978
[ "CC0-1.0" ]
null
null
null
Engine Hacks/SmeHax/the table upon which ideas are tabled/MakeFakeCurrentUnit.asm
sme23/MekkahRestrictedHackComp1
1cc9d2fec557424f358b6bfa21f9f3bb6faf2978
[ "CC0-1.0" ]
null
null
null
.thumb .org 0x0 @makes a fake current character so that you can run events on the actual current character ldr r0, ActiveUnit ldr r1, NoUnit str r1,[r0] mov r0, #0xFF strb r0,[r1,#0xC] ldr r2, CursorLoc ldrb r0,[r2] @y strb r0,[r1,#0x11] ldrb r0,[r2,#2] @x strb r0,[r1,#0x10] bx r14 .align ActiveUnit: .long 0x03004E50 NoUnit: .long 0x03004E70 CursorLoc: .long 0x0202BCC6
15.08
90
0.721485
d21da2010d22017b119f1d69617e5a51dfccc669
705
asm
Assembly
oeis/255/A255813.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/255/A255813.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/255/A255813.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A255813: Numbers of words on {0,1,2,3} having no isolated zeros. ; Submitted by Christian Krause ; 1,3,10,34,115,388,1309,4417,14905,50296,169720,572707,1932556,6521263,22005505,74255899,250570870,845532298,2853184279,9627852832,32488455385,109629815881,369937455865,1248325741972,4212380047936,14214355333423,47965258415800,161855107806739,546167721979825,1843001339746483,6219067516466674,20985769212566722,70814878320106315,238959408192125116,806350305445881685,2720967632167470337,9181697836908611641,30982939367469680608,104549566855655298520,352794542830937987179,1190478288859195094980 mov $3,3 lpb $0 sub $0,1 add $1,$3 sub $1,$2 mul $3,3 add $3,$2 add $2,$1 lpe mov $0,$3 div $0,3
44.0625
495
0.821277
f171d1c073e7d70e9c70664f80108df367246dc4
477
asm
Assembly
programs/oeis/086/A086910.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/086/A086910.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/086/A086910.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A086910: a[1]=1; a[n] =1+Abs[Prime[n]-a[n-1]] ; 1,3,3,5,7,7,11,9,15,15,17,21,21,23,25,29,31,31,37,35,39,41,43,47,51,51,53,55,55,59,69,63,75,65,85,67,91,73,95,79,101,81,111,83,115,85,127,97,131,99,135,105,137,115,143,121,149,123,155,127,157,137,171,141,173,145 seq $0,86529 ; Beginning with 2, distinct even numbers such that the arithmetic mean of successive pairs of terms gives odd primes in their natural order. {a(n) + a(n+1)}/2 = prime(n+1). div $0,4 mul $0,2 add $0,1
59.625
213
0.677149
ed100b45a249accb82fccc3276ad24b948f984fd
3,502
asm
Assembly
games/Lupin Disc 1/Intro.asm
BttrDrgn/GC-Translation
4d9feab9523bc49c5b23542e28565bc50c1152c7
[ "Unlicense" ]
1
2022-03-27T09:03:45.000Z
2022-03-27T09:03:45.000Z
games/Lupin Disc 1/Intro.asm
BttrDrgn/GC-Translation
4d9feab9523bc49c5b23542e28565bc50c1152c7
[ "Unlicense" ]
null
null
null
games/Lupin Disc 1/Intro.asm
BttrDrgn/GC-Translation
4d9feab9523bc49c5b23542e28565bc50c1152c7
[ "Unlicense" ]
null
null
null
// Introduction TextMain($43A45538, 0, 1, "Jigen]") TextMain($43A4554E, 0, 0, "I was early ") TextMain($43A455B2, 0, 1, "Jigen]") TextMain($43A455C8, 0, 0, "Did it go well? ") TextMain($43A45600, 12, 1, "Lupin] ") TextMain($43A45624, 16, 0, "Perfect! ") TextMain($43A45668, 12, 1, "Lupin] ") TextMain($43A4568C, 16, 0, "Look!! ") TextMain($43A456C8, 4, 1, "Jigen] ") TextMain($43A456EA, 8, 0, "Huh... ") TextMain($43A45706, 8, 0, "What on Earth is this?") TextMain($43A4574C, 0, 1, "Jigen]") TextMain($43A45762, 2, 0, "Hey, Lupin! ") TextMain($43A45778, 2, 0, "All that for this?") TextMain($43A457B4, 8, 1, "Lupin] ") TextMain($43A457D6, 8, 0, "Yes, just for that! ") TextMain($43A4581A, 0, 1, "Jigen]") TextMain($43A45830, 0, 0, "O.K then") TextMain($43A4583E, 0, 0, "as we're in Greece let's have a drink!") TextMain($43A4588C, 8, 1, "Lupin] ") TextMain($43A458AE, 8, 0, "However, that person") TextMain($43A458D0, 8, 0, "depending on the \dtreasure\d!") TextMain($43A4591C, 0, 1, "Jigen]") TextMain($43A45932, 2, 0, "This is?") TextMain($43A45964, 10, 1, "Jigen]") TextMain($43A45984, 10, 0, "Also, this is very fine ") TextMain($43A459AE, 10, 0, "do you not see... ") TextMain($43A459F4, 4, 1, "Jigen]") TextMain($43A45A0E, 4, 0, "What is it? ") TextMain($43A45A4A, 12, 1, "Lupin] ") TextMain($43A45A74, 12, 0, "It might be a key...") TextMain($43A45ABC, 4, 1, "Jigen]") TextMain($43A45AD6, 4, 0, "A key? ") TextMain($43A45B2A, 2, 1, "Lupin] ") TextMain($43A45B44, 2, 0, "Yep, what is that!? ") TextMain($43A45BA2, 18, 1, "Jigen]") TextMain($43A45BCA, 16, 0, "What's happening!? ") TextMain($43A45C56, 14, 1, "Jigen]") TextMain($43A45C7A, 18, 0, "Aaargh! ") TextMain($43A45CBC, 0, 1, "Lupin] ") TextMain($43A45CD4, 0, 0, "Jigen, you got a new friend!") TextMain($43A45D18, 18, 1, "Jigen]") TextMain($43A45D40, 21, 0, "I do not know") TextMain($43A45D68, 21, 0, "this guy!! ") TextMain($43A45DB2, 0, 1, "Lupin] ") TextMain($43A45DCA, 0, 0, "Jigen!") TextMain($43A45DD6, 0, 0, "He is trying to kill you! ") TextMain($43A45E18, 14, 1, "Jigen]") TextMain($43A45E3C, 18, 0, "What? ") TextMain($43A45E7E, 2, 1, "Jigen]") TextMain($43A45E96, 1, 0, "That guy, made a hole in my gun barrel!") TextMain($43A45FB2, 6, 1, "Jigen]") TextMain($43A45FED, 0, 0, "Apparently in addition to us, it seems") TextMain($43A46019, 0, 0, "there are guys also looking for this. ") TextMain($43A46095, 12, 1, "Lupin] ") TextMain($43A460E6, 1, 0, "Do you think so? ") TextMain($43A46108, 1, 0, "That guy, he was really trying to get it!") TextMain($43A4618C, 6, 1, "Jigen]") TextMain($43A461B0, 0, 0, "... Also, ") TextMain($43A461DF, 0, 0, "how was he so incredible? ") TextMain($43A46269, 12, 1, "Lupin] ") TextMain($43A462AC, 10, 0, "I bet we are going to meet more ") TextMain($43A462DC, 10, 0, "incredible people like that!") TextMain($43A46372, 6, 1, "Jigen]") TextMain($43A463A5, 0, 0, "What? You ") TextMain($43A463B7, 0, 0, "do not know that for sure!") TextMain($43A4642B, 12, 1, "Lupin] ") TextMain($43A46466, 12, 0, "Well ") TextMain($43A4647E, 12, 0, "we will have to see!") TextMain($43A464F8, 6, 1, "Jigen]") TextMain($43A46533, 6, 0, "O.K... ") TextMain($43A46611, 10, 1, "Zenigata] ") TextMain($43A46635, 0, 0, "He was 1 step ahead of me,") TextMain($43A46655, 0, 0, "I got here too late to catch him! ") TextMain($43A466A5, 8, 1, "Zenigata] ") TextMain($43A466C7, 8, 0, "I will find you Lupin!")
32.728972
70
0.628784
06975312a46f182609290277f3db1b4beadd73e0
845
asm
Assembly
oeis/208/A208177.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/208/A208177.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/208/A208177.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A208177: Primes of the form 128*k + 1. ; Submitted by Jamie Morken(s4) ; 257,641,769,1153,1409,2689,3329,3457,4481,4993,6529,7297,7681,7937,9473,9601,9857,10369,10753,11393,11777,12161,12289,13313,13441,13697,14081,14593,15233,15361,16001,17921,18049,18433,19073,19457,19841,20353,21121,21377,22273,23041,23297,25601,26113,26497,26881,28289,29569,30593,30977,31489,31873,32257,33409,35201,35969,36097,36353,37633,37889,38273,39041,39937,40193,40577,40961,41729,43649,43777,44417,45569,45697,45953,46337,49409,49537,49921,50177,51329,51713,52609,53377,53633,54401,55681 mov $2,$0 add $2,2 pow $2,2 lpb $2 sub $2,1 mov $3,$1 mul $3,$4 seq $3,10051 ; Characteristic function of primes: 1 if n is prime, else 0. sub $0,$3 add $1,32 mov $4,$0 max $4,0 cmp $4,$0 mul $2,$4 mul $4,4 lpe mov $0,$1 sub $0,96 mul $0,4 add $0,257
33.8
497
0.72426
3d0977b49f685b32b0ed58929ad46afb25a1558d
188
asm
Assembly
data/wildPokemon/victoryroad1.asm
adhi-thirumala/EvoYellow
6fb1b1d6a1fa84b02e2d982f270887f6c63cdf4c
[ "Unlicense" ]
16
2018-08-28T21:47:01.000Z
2022-02-20T20:29:59.000Z
data/wildPokemon/victoryroad1.asm
adhi-thirumala/EvoYellow
6fb1b1d6a1fa84b02e2d982f270887f6c63cdf4c
[ "Unlicense" ]
5
2019-04-03T19:53:11.000Z
2022-03-11T22:49:34.000Z
data/wildPokemon/victoryroad1.asm
adhi-thirumala/EvoYellow
6fb1b1d6a1fa84b02e2d982f270887f6c63cdf4c
[ "Unlicense" ]
2
2019-12-09T19:46:02.000Z
2020-12-05T21:36:30.000Z
PlateauMons1: db $0F db 26,ARBOK db 31,HITMONLEE db 36,HITMONCHAN db 39,HERACROSS db 44,HERACROSS db 41,PERSIAN db 43,ONIX db 45,HOUNDOOM db 41,GRAVELER db 47,GRAVELER db $00
12.533333
17
0.728723
6e1eb24e0567bbcb19ef4ab3a395d93d0a91f775
2,295
asm
Assembly
boot/boot.asm
archibate/ChaOS
1d0442ca5846d23efd5b2ac1e50a93b4207a5dc0
[ "MIT" ]
2
2020-07-06T02:46:36.000Z
2022-01-14T13:49:15.000Z
boot/boot.asm
archibate/ChaOS
1d0442ca5846d23efd5b2ac1e50a93b4207a5dc0
[ "MIT" ]
null
null
null
boot/boot.asm
archibate/ChaOS
1d0442ca5846d23efd5b2ac1e50a93b4207a5dc0
[ "MIT" ]
null
null
null
; vim: ft=nasm ai %include "boot.inc" BOOTSZ equ 0x400 CYLS equ (KFSIZ+BOOTSZ+36*512-1)/(36*512) ; 36*CYLS sectors org 0x7c00 [BITS 16] _start: jmp entry nop ;times 62-($-$$) db 0 bsOEMName db "CHAOS " ; 启动区的名称(8字节) bpbBytesPerSec dw 512 ; 每个扇区(sector)的大小 bpbSecPerClus db 1 ; 簇(cluster)的大小 bpbRsvdSecs dw 2 ; FAT的起始位置 bpbNumFATs db 2 ; FAT的个数 bpbRootEnts dw 224 ; 根目录的大小 bpbTotSec16 dw 2880 ; 该磁盘的大小 bpbMedia db 0xf0 ; 磁盘的种类 bpbFATSize16 dw 9 ; FAT的长度 bpbSecPerTrack dw 18 ; 1个磁道(track)有几个扇区 bpbNumHeads dw 2 ; 磁头数 bpbHiddSecs dd 0 ; 不使用分区数 bpbTotSec32 dd 2880 ; 重写一次磁盘大小 bsDrvNum db 0x00 ; 磁盘在 BIOS 中的代号 bsReserved1 db 0 ; 保留(必须为0) bsBootSig db 0x29 ; 启动签名(意义不明) bsVolNumber dd 0xffffffff ; 磁盘的卷号码 bsVolLabel db " " ; 磁盘的卷标(11字节) bsFSysType db "FAT12 " ; 磁盘格式名称(8字节) entry: xor ax, ax mov ds, ax mov es, ax mov ss, ax mov sp, _start mov si, msg_loading call print ; bochs seems turning on CD&NW by default... mov eax, cr0 and eax, 0x9fffffff ; ~(CR0_CD | CR0_NW) mov cr0, eax load_setup: mov ax, 0x07e0 ; just after us mov es, ax mov cx, 0x0002 ; cyln 0, sect 2 movzx dx, byte [bsDrvNum] ; head 0, drvr 0 .loop: mov si, 5 .retry: mov ax, 0x0201 xor bx, bx int 0x13 jnc .next dec si jz error mov ah, 0x00 mov dl, 0x00 int 0x13 mov ax, 0x0e2f int 0x10 jmp .retry .next: mov ax, es add ax, 0x0020 mov es, ax inc cl cmp cl, 18 jbe .loop mov cl, 1 inc dh cmp dh, 2 jb .loop mov ax, 0x0e2e int 0x10 mov dh, 0 inc ch cmp ch, CYLS jb .loop mov si, msg_done call print jmp stage2 error: mov si, msg_err call print mov ah, 0x00 int 0x16 int 0x19 halt: cli fin: hlt jmp fin print: mov ah, 0x0e mov bx, 15 .loop: lodsb test al, al jz .done int 0x10 jmp .loop .done: ret msg_loading: db "Loading System", 0 msg_done: db "done", 13, 10, 0 msg_err: db 13, 10, "ERROR occurred, Press any key to reset", 13, 10, 0 times 510-($-$$) db 0 dw 0xaa55 stage2:
18.36
63
0.57342
e67b04277940a2d6352836a7385cbb5cf52fecf1
457
asm
Assembly
programs/oeis/060/A060582.asm
jmorken/loda
99c09d2641e858b074f6344a352d13bc55601571
[ "Apache-2.0" ]
1
2021-03-15T11:38:20.000Z
2021-03-15T11:38:20.000Z
programs/oeis/060/A060582.asm
jmorken/loda
99c09d2641e858b074f6344a352d13bc55601571
[ "Apache-2.0" ]
null
null
null
programs/oeis/060/A060582.asm
jmorken/loda
99c09d2641e858b074f6344a352d13bc55601571
[ "Apache-2.0" ]
null
null
null
; A060582: If the final digit of n in base 3 is the same as a([n/3]) then this digit, otherwise a(n)= mod 3-sum of these two digits, with a(0)=0. ; 0,2,1,1,0,2,2,1,0,2,1,0,0,2,1,1,0,2,1,0,2,2,1,0,0,2,1,1,0,2,2,1,0,0,2,1,0,2,1,1,0,2,2,1,0,2,1,0,0,2,1,1,0,2,2,1,0,0,2,1,1,0,2,1,0,2,2,1,0,0,2,1,0,2,1,1,0,2,2,1,0,2,1,0,0,2,1,1,0,2,1,0,2,2,1,0,0,2,1,0,2,1,1,0,2 mul $0,3 cal $0,287451 ; Start with 0 and repeatedly substitute 0->012, 1->201, 2->120. mov $1,$0
65.285714
211
0.59081
de4a9daabb4f51fed3cef7ed4b904680c284a1e7
382
asm
Assembly
Script/9.asm
asad-n/CSE331L_Section_7_Summer20_NSU_Final
c88bb520a82df147e8439c057c5f20ce148f191e
[ "MIT" ]
null
null
null
Script/9.asm
asad-n/CSE331L_Section_7_Summer20_NSU_Final
c88bb520a82df147e8439c057c5f20ce148f191e
[ "MIT" ]
null
null
null
Script/9.asm
asad-n/CSE331L_Section_7_Summer20_NSU_Final
c88bb520a82df147e8439c057c5f20ce148f191e
[ "MIT" ]
null
null
null
DATA SEGMENT NUM1 DW 1500 NUM2 DW 2500 HCF DW ? LCM DW ? ENDS CODE SEGMENT ASSUME DS:DATA CS:CODE START: MOV AX,DATA MOV DS,AX MOV AX,NUM1 MOV BX,NUM2 WHILE: MOV DX,0 MOV CX,BX DIV BX MOV BX,DX MOV AX,CX CMP BX,0 JNE WHILE MOV HCF,AX MOV CX,AX MOV AX,NUM1 MOV BX,NUM2 MUL BX DIV CX MOV LCM,AX MOV AH,4CH INT 21H ENDS END START
10.052632
24
0.63089
e0af9a3eb75750f104341d5cbe54e624bdbfe141
377
asm
Assembly
programs/oeis/179/A179935.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
22
2018-02-06T19:19:31.000Z
2022-01-17T21:53:31.000Z
programs/oeis/179/A179935.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
41
2021-02-22T19:00:34.000Z
2021-08-28T10:47:47.000Z
programs/oeis/179/A179935.asm
neoneye/loda
afe9559fb53ee12e3040da54bd6aa47283e0d9ec
[ "Apache-2.0" ]
5
2021-02-24T21:14:16.000Z
2021-08-09T19:48:05.000Z
; A179935: Squares where the number of decimal digits is also a square. ; 0,1,4,9,1024,1089,1156,1225,1296,1369,1444,1521,1600,1681,1764,1849,1936,2025,2116,2209,2304,2401,2500,2601,2704,2809,2916,3025,3136,3249,3364,3481,3600,3721,3844,3969,4096,4225,4356,4489,4624,4761,4900,5041 mov $1,$0 add $1,4 mov $2,17 lpb $1 mov $1,7 add $2,6 add $0,$2 add $0,5 lpe pow $0,2
26.928571
209
0.710875
a639ac366eff0cc3365f825a4de07937fa8ee768
132
asm
Assembly
tests/function_simple/ok4.asm
dommilosz/customasm
d2c55b52d64ea47f5cdb91cd8ec463f37ccadf32
[ "Apache-2.0" ]
null
null
null
tests/function_simple/ok4.asm
dommilosz/customasm
d2c55b52d64ea47f5cdb91cd8ec463f37ccadf32
[ "Apache-2.0" ]
null
null
null
tests/function_simple/ok4.asm
dommilosz/customasm
d2c55b52d64ea47f5cdb91cd8ec463f37ccadf32
[ "Apache-2.0" ]
null
null
null
#fn add1(value) => value + 1 #fn add2(value) => add1(add1(value)) #d8 add2(0) ; = 0x02 #d8 add2(-3) ; = 0xff #d8 add2(2) ; = 0x04
22
36
0.560606
15063c1006f327e3da8696f5abd8774a29835fce
709
asm
Assembly
oeis/103/A103567.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/103/A103567.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/103/A103567.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A103567: Sum of the (primes > 5 modulo 5). ; Submitted by Christian Krause ; 2,3,6,8,12,15,19,20,22,23,26,28,31,35,36,38,39,42,46,49,53,55,56,59,61,65,68,70,71,73,77,81,82,84,87,89,92,96,97,98,101,103,107,108,111,113,117,120,124,125,126,128,131,135,136,138,139,142,145,147,148,151,153,154,156,158,162,165,169,171,174,178,181,185,187,188,192,196,197,198,201,205,208,212,214,215,218,220,224,226,227,231,234,238,239,242,243,245,247,250 mov $3,$0 add $3,1 mov $5,$0 lpb $3 mov $0,$5 sub $3,1 sub $0,$3 add $0,2 div $2,$0 seq $0,98090 ; Numbers k such that 2k-3 is prime. mul $0,4 lpb $0 sub $0,2 sub $0,$2 sub $0,6 mov $2,2 lpe div $0,2 add $0,1 add $4,$0 lpe mov $0,$4
26.259259
357
0.627645
df185bcf4961e4b6f4affd450d6762db5c8a48ad
693
asm
Assembly
oeis/108/A108051.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
11
2021-08-22T19:44:55.000Z
2022-03-20T16:47:57.000Z
oeis/108/A108051.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
9
2021-08-29T13:15:54.000Z
2022-03-09T19:52:31.000Z
oeis/108/A108051.asm
neoneye/loda-programs
84790877f8e6c2e821b183d2e334d612045d29c0
[ "Apache-2.0" ]
3
2021-08-22T20:56:47.000Z
2021-09-29T06:26:12.000Z
; A108051: a(n+1) = 4*(a(n)+a(n-1)) for n>1, a(1)=1, a(2)=6. ; Submitted by Christian Krause ; 0,1,6,28,136,656,3168,15296,73856,356608,1721856,8313856,40142848,193826816,935878656,4518821888,21818802176,105350496256,508677193728,2456110759936,11859151814656,57261050298368,276480808452096,1334967435001856,6445792973815808,31123041635270656,150275338436345856,725593520286466048,3503475434891247616,16916275820710854656,81679005022408409088,394381123372477054976,1904240513579541856256,9194486547808075644928,44394908245550470004736,214357579173434182598656,1035009949675938610413568 mov $2,1 mov $4,-2 lpb $0 sub $0,1 mul $2,4 mov $3,$4 mov $4,$2 add $2,$3 lpe div $2,2 mov $0,$2
43.3125
491
0.805195
55a5d8fbe140a2f740d2f93e06ed865dcca4e47f
4,322
asm
Assembly
Transynther/x86/_processed/P/_zr_/i7-7700_9_0xca_notsx.log_1_537.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
9
2020-08-13T19:41:58.000Z
2022-03-30T12:22:51.000Z
Transynther/x86/_processed/P/_zr_/i7-7700_9_0xca_notsx.log_1_537.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
1
2021-04-29T06:29:35.000Z
2021-05-13T21:02:30.000Z
Transynther/x86/_processed/P/_zr_/i7-7700_9_0xca_notsx.log_1_537.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
3
2020-07-14T17:07:07.000Z
2022-03-21T01:12:22.000Z
.global s_prepare_buffers s_prepare_buffers: push %r12 push %r13 push %r14 push %r8 push %r9 push %rax push %rcx push %rdi push %rdx push %rsi lea addresses_WT_ht+0x15767, %r9 nop nop nop add %rax, %rax movups (%r9), %xmm0 vpextrq $0, %xmm0, %r8 nop nop and %r9, %r9 lea addresses_UC_ht+0xd95e, %r12 nop nop nop nop xor %r14, %r14 movw $0x6162, (%r12) nop nop nop cmp %r12, %r12 lea addresses_WC_ht+0x1d15e, %r8 nop nop nop nop nop dec %rdx movw $0x6162, (%r8) lfence lea addresses_D_ht+0xde5e, %rdx clflush (%rdx) nop cmp $53343, %r13 mov $0x6162636465666768, %r9 movq %r9, (%rdx) nop cmp $33449, %r12 lea addresses_UC_ht+0xf25e, %r13 nop inc %r9 vmovups (%r13), %ymm3 vextracti128 $1, %ymm3, %xmm3 vpextrq $1, %xmm3, %r8 nop nop inc %rdx lea addresses_WT_ht+0x1a29e, %r13 nop nop nop cmp %r9, %r9 movl $0x61626364, (%r13) nop nop nop sub %rax, %rax lea addresses_UC_ht+0x845e, %rsi lea addresses_normal_ht+0xf95e, %rdi nop nop xor %r8, %r8 mov $39, %rcx rep movsl dec %r8 lea addresses_WT_ht+0x995e, %r9 nop nop nop nop sub $60968, %r8 mov $0x6162636465666768, %rdi movq %rdi, %xmm3 movups %xmm3, (%r9) nop nop nop cmp $59254, %rdx lea addresses_A_ht+0x1659e, %r8 nop nop nop nop nop cmp $8246, %rcx mov (%r8), %esi nop nop sub $49509, %rcx lea addresses_normal_ht+0x1bf0a, %rdi nop nop nop nop and %r14, %r14 movups (%rdi), %xmm3 vpextrq $1, %xmm3, %rcx nop dec %r12 lea addresses_D_ht+0x6e08, %rdi nop nop add %r9, %r9 movl $0x61626364, (%rdi) nop nop nop xor $4290, %r8 lea addresses_WC_ht+0x6fde, %r8 nop nop nop xor %rdx, %rdx movl $0x61626364, (%r8) and %rdx, %rdx lea addresses_UC_ht+0xe45e, %r9 sub %rdi, %rdi mov $0x6162636465666768, %r14 movq %r14, (%r9) cmp $17784, %rax lea addresses_A_ht+0x1a93e, %r13 nop nop nop nop cmp $45283, %r12 mov $0x6162636465666768, %r14 movq %r14, %xmm4 vmovups %ymm4, (%r13) nop nop nop nop dec %r14 pop %rsi pop %rdx pop %rdi pop %rcx pop %rax pop %r9 pop %r8 pop %r14 pop %r13 pop %r12 ret .global s_faulty_load s_faulty_load: push %r12 push %r13 push %r15 push %r9 push %rcx // Faulty Load mov $0x95e, %r13 nop and %r15, %r15 mov (%r13), %cx lea oracles, %r9 and $0xff, %rcx shlq $12, %rcx mov (%r9,%rcx,1), %rcx pop %rcx pop %r9 pop %r15 pop %r13 pop %r12 ret /* <gen_faulty_load> [REF] {'src': {'NT': False, 'AVXalign': False, 'size': 16, 'congruent': 0, 'same': False, 'type': 'addresses_P'}, 'OP': 'LOAD'} [Faulty Load] {'src': {'NT': False, 'AVXalign': False, 'size': 2, 'congruent': 0, 'same': True, 'type': 'addresses_P'}, 'OP': 'LOAD'} <gen_prepare_buffer> {'src': {'NT': False, 'AVXalign': False, 'size': 16, 'congruent': 0, 'same': False, 'type': 'addresses_WT_ht'}, 'OP': 'LOAD'} {'dst': {'NT': False, 'AVXalign': False, 'size': 2, 'congruent': 10, 'same': False, 'type': 'addresses_UC_ht'}, 'OP': 'STOR'} {'dst': {'NT': False, 'AVXalign': False, 'size': 2, 'congruent': 10, 'same': False, 'type': 'addresses_WC_ht'}, 'OP': 'STOR'} {'dst': {'NT': False, 'AVXalign': False, 'size': 8, 'congruent': 7, 'same': False, 'type': 'addresses_D_ht'}, 'OP': 'STOR'} {'src': {'NT': False, 'AVXalign': False, 'size': 32, 'congruent': 7, 'same': False, 'type': 'addresses_UC_ht'}, 'OP': 'LOAD'} {'dst': {'NT': False, 'AVXalign': False, 'size': 4, 'congruent': 6, 'same': False, 'type': 'addresses_WT_ht'}, 'OP': 'STOR'} {'src': {'congruent': 8, 'same': False, 'type': 'addresses_UC_ht'}, 'dst': {'congruent': 11, 'same': False, 'type': 'addresses_normal_ht'}, 'OP': 'REPM'} {'dst': {'NT': False, 'AVXalign': False, 'size': 16, 'congruent': 10, 'same': False, 'type': 'addresses_WT_ht'}, 'OP': 'STOR'} {'src': {'NT': False, 'AVXalign': False, 'size': 4, 'congruent': 6, 'same': False, 'type': 'addresses_A_ht'}, 'OP': 'LOAD'} {'src': {'NT': False, 'AVXalign': False, 'size': 16, 'congruent': 2, 'same': False, 'type': 'addresses_normal_ht'}, 'OP': 'LOAD'} {'dst': {'NT': False, 'AVXalign': False, 'size': 4, 'congruent': 1, 'same': False, 'type': 'addresses_D_ht'}, 'OP': 'STOR'} {'dst': {'NT': False, 'AVXalign': False, 'size': 4, 'congruent': 7, 'same': False, 'type': 'addresses_WC_ht'}, 'OP': 'STOR'} {'dst': {'NT': False, 'AVXalign': False, 'size': 8, 'congruent': 8, 'same': False, 'type': 'addresses_UC_ht'}, 'OP': 'STOR'} {'dst': {'NT': False, 'AVXalign': False, 'size': 32, 'congruent': 5, 'same': False, 'type': 'addresses_A_ht'}, 'OP': 'STOR'} {'00': 1} 00 */
20.879227
153
0.64484
6945c8d391c57df9a855e3709912692af1c16c8f
6,536
asm
Assembly
Transynther/x86/_processed/NONE/_xt_/i7-7700_9_0xca_notsx.log_21829_943.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
9
2020-08-13T19:41:58.000Z
2022-03-30T12:22:51.000Z
Transynther/x86/_processed/NONE/_xt_/i7-7700_9_0xca_notsx.log_21829_943.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
1
2021-04-29T06:29:35.000Z
2021-05-13T21:02:30.000Z
Transynther/x86/_processed/NONE/_xt_/i7-7700_9_0xca_notsx.log_21829_943.asm
ljhsiun2/medusa
67d769b8a2fb42c538f10287abaf0e6dbb463f0c
[ "MIT" ]
3
2020-07-14T17:07:07.000Z
2022-03-21T01:12:22.000Z
.global s_prepare_buffers s_prepare_buffers: push %r10 push %r11 push %r8 push %r9 push %rbp push %rcx push %rdi push %rsi lea addresses_UC_ht+0x1ca70, %r9 clflush (%r9) nop nop nop nop inc %r11 movl $0x61626364, (%r9) nop nop nop cmp %r11, %r11 lea addresses_normal_ht+0x19270, %rsi lea addresses_normal_ht+0xa4e8, %rdi clflush (%rdi) nop add %rbp, %rbp mov $39, %rcx rep movsq add %r11, %r11 lea addresses_D_ht+0x1af70, %rsi lea addresses_UC_ht+0x142c0, %rdi clflush (%rdi) nop nop nop nop nop dec %r9 mov $118, %rcx rep movsb nop nop nop nop nop inc %rsi lea addresses_normal_ht+0x7c34, %rsi lea addresses_A_ht+0x3670, %rdi nop nop nop nop cmp %r8, %r8 mov $96, %rcx rep movsq nop nop nop nop nop cmp $56105, %rdi lea addresses_D_ht+0x16640, %rbp nop nop nop nop and $17140, %r9 movb (%rbp), %r10b nop xor %rbp, %rbp lea addresses_A_ht+0x6438, %rsi clflush (%rsi) nop nop and %r8, %r8 mov (%rsi), %edi dec %rbp lea addresses_WT_ht+0x7d70, %rsi nop nop nop nop and $20946, %r8 movl $0x61626364, (%rsi) nop nop nop xor $49653, %r9 pop %rsi pop %rdi pop %rcx pop %rbp pop %r9 pop %r8 pop %r11 pop %r10 ret .global s_faulty_load s_faulty_load: push %r13 push %r15 push %r8 push %r9 push %rbx push %rcx push %rdx // Store lea addresses_PSE+0x7248, %r9 nop nop and $20057, %r8 movw $0x5152, (%r9) nop nop nop nop xor %r8, %r8 // Store lea addresses_UC+0xc270, %r15 nop nop nop nop nop and %r13, %r13 mov $0x5152535455565758, %r8 movq %r8, %xmm0 vmovups %ymm0, (%r15) nop nop nop and $46742, %rcx // Store lea addresses_UC+0x1be70, %rdx nop sub $55434, %r15 movb $0x51, (%rdx) nop and %rdx, %rdx // Faulty Load lea addresses_PSE+0x18270, %r9 nop nop cmp $63393, %r8 vmovups (%r9), %ymm3 vextracti128 $1, %ymm3, %xmm3 vpextrq $1, %xmm3, %r13 lea oracles, %rdx and $0xff, %r13 shlq $12, %r13 mov (%rdx,%r13,1), %r13 pop %rdx pop %rcx pop %rbx pop %r9 pop %r8 pop %r15 pop %r13 ret /* <gen_faulty_load> [REF] {'src': {'NT': False, 'AVXalign': False, 'size': 4, 'congruent': 0, 'same': False, 'type': 'addresses_PSE'}, 'OP': 'LOAD'} {'dst': {'NT': False, 'AVXalign': False, 'size': 2, 'congruent': 3, 'same': False, 'type': 'addresses_PSE'}, 'OP': 'STOR'} {'dst': {'NT': False, 'AVXalign': False, 'size': 32, 'congruent': 11, 'same': False, 'type': 'addresses_UC'}, 'OP': 'STOR'} {'dst': {'NT': True, 'AVXalign': False, 'size': 1, 'congruent': 10, 'same': False, 'type': 'addresses_UC'}, 'OP': 'STOR'} [Faulty Load] {'src': {'NT': False, 'AVXalign': False, 'size': 32, 'congruent': 0, 'same': True, 'type': 'addresses_PSE'}, 'OP': 'LOAD'} <gen_prepare_buffer> {'dst': {'NT': False, 'AVXalign': False, 'size': 4, 'congruent': 10, 'same': False, 'type': 'addresses_UC_ht'}, 'OP': 'STOR'} {'src': {'congruent': 11, 'same': True, 'type': 'addresses_normal_ht'}, 'dst': {'congruent': 2, 'same': False, 'type': 'addresses_normal_ht'}, 'OP': 'REPM'} {'src': {'congruent': 8, 'same': False, 'type': 'addresses_D_ht'}, 'dst': {'congruent': 4, 'same': False, 'type': 'addresses_UC_ht'}, 'OP': 'REPM'} {'src': {'congruent': 2, 'same': False, 'type': 'addresses_normal_ht'}, 'dst': {'congruent': 10, 'same': False, 'type': 'addresses_A_ht'}, 'OP': 'REPM'} {'src': {'NT': False, 'AVXalign': False, 'size': 1, 'congruent': 2, 'same': False, 'type': 'addresses_D_ht'}, 'OP': 'LOAD'} {'src': {'NT': False, 'AVXalign': False, 'size': 4, 'congruent': 3, 'same': False, 'type': 'addresses_A_ht'}, 'OP': 'LOAD'} {'dst': {'NT': False, 'AVXalign': False, 'size': 4, 'congruent': 6, 'same': False, 'type': 'addresses_WT_ht'}, 'OP': 'STOR'} {'33': 21829} 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 */
34.951872
2,999
0.657589