repo_id
stringlengths 5
115
| size
int64 590
5.01M
| file_path
stringlengths 4
212
| content
stringlengths 590
5.01M
|
|---|---|---|---|
yvemula/COMP-ORG
| 1,114
|
fibonacci.asm.s
|
; Assembly code translation
100: LOAD 110E ; Load the value at memory address 110E into the accumulator
101: LOAD 110C ; Load FibNo (at address 110C) into the accumulator
102: ADD 210F ; Add the value at address 210F (Neg1) to the accumulator
103: STORE 310D ; Store the current accumulator value into CurrNum (address 310D)
104: LOAD 110E ; Load the value at SumLoc (address 110E) into the accumulator
105: ADD 210D ; Add CurrNum (at address 210D) to the accumulator
106: STORE 310D ; Store the new sum into SumLoc (address 310D)
107: LOAD 110D ; Load CurrNum into the accumulator
108: STORE 310C ; Store the accumulator value into FibNo (address 310C)
109: SKIP 2000 ; Skip the next instruction if the accumulator value is 0
10A: JUMP 5101 ; Jump to the address 5101 (start of loop) if not skipped
10B: HALT ; Stop execution
10C: DATA `h00B ; FibNo, initialized with value 11
10D: DATA 0000 ; CurrNum, initialized with 0
10E: DATA `h000B ; SumLoc, initialized with value 11
10F: DATA `h00FF ; Neg1, representing -1 in 2's complement
|
ze-gois/rust_template_x86_64
| 1,098
|
src/start.s
|
.text
.align 4
.globl _start
.hidden _start
.section .text._start
.type _start,@function
_start:
# Store the original stack pointer
mov %rsp, %rdi
# Always ensure 16-byte alignment
and $-16, %rsp
# Create a standard stack frame
push %rbp
mov %rsp, %rbp
sub $16, %rsp # Reserve some stack space
# Initialize BSS section to zero
# bss_start and bss_end are provided by the linker script
mov $_bss_start, %rax
mov $_bss_end, %rcx
cmp %rcx, %rax
je bss_init_done
bss_zero_loop:
movq $0, (%rax)
add $8, %rax
cmp %rcx, %rax
jl bss_zero_loop
bss_init_done:
# Initialize any relocations if needed
# This would typically be done by the dynamic loader
# For our static binary, we don't need much here
# Call the Rust entry point
call entry
# We shouldn't return, but clean up anyway
mov %rbp, %rsp
pop %rbp
hlt
|
ze-gois/rust_userspace_build
| 1,120
|
src/start.s
|
.text
.align 4
.globl _start
.hidden _start
.section .text._start
.type _start,@function
_start:
# Store the original stack pointer
mov %rsp, %rdi
# Always ensure 16-byte alignment
and $-16, %rsp
# Create a standard stack frame
push %rbp
mov %rsp, %rbp
sub $16, %rsp # Reserve some stack space
# Initialize BSS section to zero
# bss_start and bss_end are provided by the linker script
mov $_bss_start, %rax
mov $_bss_end, %rcx
cmp %rcx, %rax
je bss_init_done
bss_zero_loop:
movq $0, (%rax)
add $8, %rax
cmp %rcx, %rax
jl bss_zero_loop
bss_init_done:
# Initialize any relocations if needed
# This would typically be done by the dynamic loader
# For our static binary, we don't need much here
# Call the Rust entry point
call flag_license
call entry
# We shouldn't return, but clean up anyway
mov %rbp, %rsp
pop %rbp
hlt
|
ze-gois/rust_template_x86_64
| 1,098
|
src/start.s
|
.text
.align 4
.globl _start
.hidden _start
.section .text._start
.type _start,@function
_start:
# Store the original stack pointer
mov %rsp, %rdi
# Always ensure 16-byte alignment
and $-16, %rsp
# Create a standard stack frame
push %rbp
mov %rsp, %rbp
sub $16, %rsp # Reserve some stack space
# Initialize BSS section to zero
# bss_start and bss_end are provided by the linker script
mov $_bss_start, %rax
mov $_bss_end, %rcx
cmp %rcx, %rax
je bss_init_done
bss_zero_loop:
movq $0, (%rax)
add $8, %rax
cmp %rcx, %rax
jl bss_zero_loop
bss_init_done:
# Initialize any relocations if needed
# This would typically be done by the dynamic loader
# For our static binary, we don't need much here
# Call the Rust entry point
call entry
# We shouldn't return, but clean up anyway
mov %rbp, %rsp
pop %rbp
hlt
|
ze-gois/rust_userspace_build
| 1,120
|
src/start.s
|
.text
.align 4
.globl _start
.hidden _start
.section .text._start
.type _start,@function
_start:
# Store the original stack pointer
mov %rsp, %rdi
# Always ensure 16-byte alignment
and $-16, %rsp
# Create a standard stack frame
push %rbp
mov %rsp, %rbp
sub $16, %rsp # Reserve some stack space
# Initialize BSS section to zero
# bss_start and bss_end are provided by the linker script
mov $_bss_start, %rax
mov $_bss_end, %rcx
cmp %rcx, %rax
je bss_init_done
bss_zero_loop:
movq $0, (%rax)
add $8, %rax
cmp %rcx, %rax
jl bss_zero_loop
bss_init_done:
# Initialize any relocations if needed
# This would typically be done by the dynamic loader
# For our static binary, we don't need much here
# Call the Rust entry point
call flag_license
call entry
# We shouldn't return, but clean up anyway
mov %rbp, %rsp
pop %rbp
hlt
|
zhanhc21/2024_spring_OS_RCORE
| 2,008
|
os/src/trap/trap.S
|
.altmacro
.macro SAVE_GP n
sd x\n, \n*8(sp)
.endm
.macro LOAD_GP n
ld x\n, \n*8(sp)
.endm
.section .text.trampoline
.globl __alltraps
.globl __restore
.align 2
__alltraps:
csrrw sp, sscratch, sp
# now sp->*TrapContext in user space, sscratch->user stack
# save other general purpose registers
sd x1, 1*8(sp)
# skip sp(x2), we will save it later
sd x3, 3*8(sp)
# skip tp(x4), application does not use it
# save x5~x31
.set n, 5
.rept 27
SAVE_GP %n
.set n, n+1
.endr
# we can use t0/t1/t2 freely, because they have been saved in TrapContext
csrr t0, sstatus
csrr t1, sepc
sd t0, 32*8(sp)
sd t1, 33*8(sp)
# read user stack from sscratch and save it in TrapContext
csrr t2, sscratch
sd t2, 2*8(sp)
# load kernel_satp into t0
ld t0, 34*8(sp)
# load trap_handler into t1
ld t1, 36*8(sp)
# move to kernel_sp
ld sp, 35*8(sp)
# switch to kernel space
csrw satp, t0
sfence.vma
# jump to trap_handler
jr t1
__restore:
# a0: *TrapContext in user space(Constant); a1: user space token
# switch to user space
csrw satp, a1
sfence.vma
csrw sscratch, a0
mv sp, a0
# now sp points to TrapContext in user space, start restoring based on it
# restore sstatus/sepc
ld t0, 32*8(sp)
ld t1, 33*8(sp)
csrw sstatus, t0
csrw sepc, t1
# restore general purpose registers except x0/sp/tp
ld x1, 1*8(sp)
ld x3, 3*8(sp)
.set n, 5
.rept 27
LOAD_GP %n
.set n, n+1
.endr
# back to user stack
ld sp, 2*8(sp)
sret
.section .data
# emergency stack for kernel trap
# in order to print trap info even if the kernel stack is corrupted.
__emergency:
.align 4
.space 1024 * 4
__emergency_end:
.section .text
.globl __trap_from_kernel
# 2^2=4 bytes aligned for stvec
.align 2
__trap_from_kernel:
la sp, __emergency_end
j trap_from_kernel
|
zhitian111/WaterOS
| 61,996
|
references/rme_platform_a7a_gcc.s
|
/******************************************************************************
Filename : platform_A7A_asm.s
Author : pry
Date : 19/01/2017
Description : The Cortex-A (ARMv7) assembly support of the RME RTOS.
We don't seek to support AFE or TRE on this architecture for RME.
This is because some processors does not implement these two features
correctly and even the ARM errata does not contain these info. There
are 3rd-party implementations that are not guaranteed to have these
features as well. To be safe, we are only using what everyone else
is using.
We also rely on the U-boot for errata fixing.
******************************************************************************/
/* The ARMv7 Cortex-A Architecture ********************************************
Sys/User FIQ Supervisor(SVC) Abort IRQ Undefined
R0 R0 R0 R0 R0 R0
R1 R1 R1 R1 R1 R1
R2 R2 R2 R2 R2 R2
R3 R3 R3 R3 R3 R3
R4 R4 R4 R4 R4 R4
R5 R5 R5 R5 R5 R5
R6 R6 R6 R6 R6 R6
R7 R7 R7 R7 R7 R7
R8 R8_F R8 R8 R8 R8
R9 R9_F R9 R9 R9 R9
R10 R10_F R10 R10 R10 R10
R11 R11_F R11 R11 R11 R11
R12 R12_F R12 R12 R12 R12
SP SP_F SP_S SP_A SP_I SP_U
LR LR_F LR_S LR_A LR_I LR_U
PC PC PC PC PC PC
---------------------------------------------------------------
CPSR CPSR CPSR CPSR CPSR CPSR
SPSR_F SPSR_S SPSR_A SPSR_I SPSR_U
11111/10000 10001 10011 10111 10010 11011
---------------------------------------------------------------
R0-R7 : General purpose registers that are accessible
R8-R12 : General purpose regsisters that are not accessible by 16-bit thumb
R13 : SP, Stack pointer
R14 : LR, Link register
R15 : PC, Program counter
CPSR : Program status word
SPSR : Banked program status word
The ARM Cortex-A also include various FPU implementations.
******************************************************************************/
/* CP15 Macros ***************************************************************/
.macro CP15_GET_INIT CRN OP1 CRM OP2
MRC P15,\OP1,R0,\CRN,\CRM,\OP2
.endm
.macro CP15_GET CRN OP1 CRM OP2
MRC P15,\OP1,R0,\CRN,\CRM,\OP2
BX LR
.endm
.macro CP15_GET_DOUBLE CRM OP
MRRC P15,\OP,R2,R3,\CRM
STR R2,[R0]
STR R3,[R1]
BX LR
.endm
.macro CP15_SET_INIT CRN OP1 CRM OP2
MCR P15,\OP1,R0,\CRN,\CRM,\OP2
.endm
.macro CP15_SET CRN OP1 CRM OP2
MCR P15,\OP1,R0,\CRN,\CRM,\OP2
BX LR
.endm
.macro CP15_SET_DOUBLE CRM OP
MCRR P15,\OP,R0,R0,\CRM
BX LR
.endm
/* End CP15 Macros ***********************************************************/
/* Export ********************************************************************/
/* Disable all interrupts */
.global __RME_Int_Disable
/* Enable all interrupts */
.global __RME_Int_Enable
/* Atomic compare and exchange */
.global __RME_A7A_Comp_Swap
/* Atomic add */
.global __RME_A7A_Fetch_Add
/* Atomic and */
.global __RME_A7A_Fetch_And
/* Read acquire/Write release for Cortex-A (ARMv7) */
.global __RME_A7A_Read_Acquire
.global __RME_A7A_Write_Release
/* Get the MSB in a word */
.global __RME_A7A_MSB_Get
/* Kernel main function wrapper */
.global _RME_Kmain
/* Entering of the user mode */
.global __RME_User_Enter
/* A7A specific stuff */
/* HALT processor to wait for interrupt */
.global __RME_A7A_Halt
/* Load page table */
.global __RME_A7A_Pgt_Set
/* Get register values */
.global __RME_A7A_CPSR_Get
.global __RME_A7A_SPSR_Get
/* C0 */
.global __RME_A7A_MIDR_Get
.global __RME_A7A_CTR_Get
.global __RME_A7A_TCMTR_Get
.global __RME_A7A_TLBTR_Get
.global __RME_A7A_MPIDR_Get
.global __RME_A7A_REVIDR_Get
.global __RME_A7A_ID_PFR0_Get
.global __RME_A7A_ID_PFR1_Get
.global __RME_A7A_ID_DFR0_Get
.global __RME_A7A_ID_AFR0_Get
.global __RME_A7A_ID_MMFR0_Get
.global __RME_A7A_ID_MMFR1_Get
.global __RME_A7A_ID_MMFR2_Get
.global __RME_A7A_ID_MMFR3_Get
.global __RME_A7A_ID_ISAR0_Get
.global __RME_A7A_ID_ISAR1_Get
.global __RME_A7A_ID_ISAR2_Get
.global __RME_A7A_ID_ISAR3_Get
.global __RME_A7A_ID_ISAR4_Get
.global __RME_A7A_ID_ISAR5_Get
.global __RME_A7A_ID_CCSIDR_Get
.global __RME_A7A_ID_CLIDR_Get
.global __RME_A7A_ID_AIDR_Get
.global __RME_A7A_ID_CSSELR_Get
.global __RME_A7A_ID_VPIDR_Get
.global __RME_A7A_ID_VMPIDR_Get
/* C1 */
.global __RME_A7A_SCTLR_Get
.global __RME_A7A_ACTLR_Get
.global __RME_A7A_CPACR_Get
.global __RME_A7A_SCR_Get
.global __RME_A7A_SDER_Get
.global __RME_A7A_NSACR_Get
.global __RME_A7A_HSCTLR_Get
.global __RME_A7A_HACTLR_Get
.global __RME_A7A_HCR_Get
.global __RME_A7A_HDCR_Get
.global __RME_A7A_HCPTR_Get
.global __RME_A7A_HSTR_Get
.global __RME_A7A_HACR_Get
/* C2 */
.global __RME_A7A_TTBR0_Get
.global __RME_A7A_TTBR1_Get
.global __RME_A7A_TTBCR_Get
.global __RME_A7A_HTCR_Get
.global __RME_A7A_VTCR_Get
.global __RME_A7A_DACR_Get
/* C5 */
.global __RME_A7A_DFSR_Get
.global __RME_A7A_IFSR_Get
.global __RME_A7A_ADFSR_Get
.global __RME_A7A_AIFSR_Get
.global __RME_A7A_HADFSR_Get
.global __RME_A7A_HAIFSR_Get
.global __RME_A7A_HSR_Get
.global __RME_A7A_DFAR_Get
.global __RME_A7A_IFAR_Get
.global __RME_A7A_HDFAR_Get
.global __RME_A7A_HIFAR_Get
.global __RME_A7A_HPFAR_Get
.global __RME_A7A_PAR_Get
/* C10 */
.global __RME_A7A_TLBLR_Get
.global __RME_A7A_PRRR_Get
.global __RME_A7A_NMRR_Get
.global __RME_A7A_AMAIR0_Get
.global __RME_A7A_AMAIR1_Get
.global __RME_A7A_HMAIR0_Get
.global __RME_A7A_HMAIR1_Get
.global __RME_A7A_HAMAIR0_Get
.global __RME_A7A_HAMAIR1_Get
/* C12 */
.global __RME_A7A_VBAR_Get
.global __RME_A7A_MVBAR_Get
.global __RME_A7A_ISR_Get
.global __RME_A7A_HVBAR_Get
/* C13 */
.global __RME_A7A_FCSEIDR_Get
.global __RME_A7A_CONTEXTIDR_Get
.global __RME_A7A_TPIDRURW_Get
.global __RME_A7A_TPIDRURO_Get
.global __RME_A7A_TPIDRPRW_Get
.global __RME_A7A_HTPIDR_Get
/* C14 */
.global __RME_A7A_CNTFRQ_Get
.global __RME_A7A_CNTKCTL_Get
.global __RME_A7A_CNTP_TVAL_Get
.global __RME_A7A_CNTP_CTL_Get
.global __RME_A7A_CNTV_TVAL_Get
.global __RME_A7A_CNTV_CTL_Get
.global __RME_A7A_CNTHCTL_Get
.global __RME_A7A_CNTHP_TVAL_Get
.global __RME_A7A_CNTHP_CTL_Get
/* Double words */
.global __RME_A7A_CNTPCT_DW_Get
.global __RME_A7A_CNTVCT_DW_Get
.global __RME_A7A_CNTP_CVAL_DW_Get
.global __RME_A7A_CNTV_CVAL_DW_Get
.global __RME_A7A_CNTVOFF_DW_Get
.global __RME_A7A_CNTHP_CVAL_DW_Get
/* Set register values */
.global __RME_A7A_CPSR_Set
.global __RME_A7A_SPSR_Set
/* C0 */
.global __RME_A7A_ID_CSSELR_Set
.global __RME_A7A_ID_VPIDR_Set
.global __RME_A7A_ID_VMPIDR_Set
/* C1 */
.global __RME_A7A_SCTLR_Set
.global __RME_A7A_ACTLR_Set
.global __RME_A7A_CPACR_Set
.global __RME_A7A_SCR_Set
.global __RME_A7A_SDER_Set
.global __RME_A7A_NSACR_Set
.global __RME_A7A_HSCTLR_Set
.global __RME_A7A_HACTLR_Set
.global __RME_A7A_HCR_Set
.global __RME_A7A_HDCR_Set
.global __RME_A7A_HCPTR_Set
.global __RME_A7A_HSTR_Set
.global __RME_A7A_HACR_Set
/* C2,C3 */
.global __RME_A7A_TTBR0_Set
.global __RME_A7A_TTBR1_Set
.global __RME_A7A_TTBCR_Set
.global __RME_A7A_HTCR_Set
.global __RME_A7A_VTCR_Set
.global __RME_A7A_DACR_Set
/* C5 */
.global __RME_A7A_DFSR_Set
.global __RME_A7A_IFSR_Set
.global __RME_A7A_ADFSR_Set
.global __RME_A7A_AIFSR_Set
.global __RME_A7A_HADFSR_Set
.global __RME_A7A_HAIFSR_Set
.global __RME_A7A_HSR_Set
.global __RME_A7A_DFAR_Set
.global __RME_A7A_IFAR_Set
.global __RME_A7A_HDFAR_Set
.global __RME_A7A_HIFAR_Set
.global __RME_A7A_HPFAR_Set
/* C7 */
.global __RME_A7A_ICIALLUIS_Set
.global __RME_A7A_BPIALLIS_Set
.global __RME_A7A_PAR_Set
.global __RME_A7A_ICIALLU_Set
.global __RME_A7A_ICIMVAU_Set
.global __RME_A7A_CP15ISB_Set
.global __RME_A7A_BPIALL_Set
.global __RME_A7A_BPIMVA_Set
.global __RME_A7A_DCIMVAC_Set
.global __RME_A7A_DCISW_Set
.global __RME_A7A_ATS1CPR_Set
.global __RME_A7A_ATS1CPW_Set
.global __RME_A7A_ATS1CUR_Set
.global __RME_A7A_ATS1CUW_Set
.global __RME_A7A_ATS12NSOPR_Set
.global __RME_A7A_ATS12NSOPW_Set
.global __RME_A7A_ATS12NSOUR_Set
.global __RME_A7A_ATS12NSOUW_Set
.global __RME_A7A_DCCMVAC_Set
.global __RME_A7A_DCCSW_Set
.global __RME_A7A_CP15DSB_Set
.global __RME_A7A_CP15DMB_Set
.global __RME_A7A_DCCMVAU_Set
.global __RME_A7A_DCCIMVAC_Set
.global __RME_A7A_DCCISW_Set
.global __RME_A7A_ATS1HR_Set
.global __RME_A7A_ATS1HW_Set
/* C8 */
.global __RME_A7A_TLBIALLIS_Set
.global __RME_A7A_TLBIMVAIS_Set
.global __RME_A7A_TLBIASIDIS_Set
.global __RME_A7A_TLBIMVAAIS_Set
.global __RME_A7A_ITLBIALL_Set
.global __RME_A7A_ITLBIMVA_Set
.global __RME_A7A_ITLBIASID_Set
.global __RME_A7A_DTLBIALL_Set
.global __RME_A7A_DTLBIMVA_Set
.global __RME_A7A_DTLBIASID_Set
.global __RME_A7A_TLBIALL_Set
.global __RME_A7A_TLBIMVA_Set
.global __RME_A7A_TLBIASID_Set
.global __RME_A7A_TLBIMVAA_Set
.global __RME_A7A_TLBIALLHIS_Set
.global __RME_A7A_TLBIMVAHIS_Set
.global __RME_A7A_TLBIALLNSNHIS_Set
.global __RME_A7A_TLBIALLH_Set
.global __RME_A7A_TLBIMVAH_Set
.global __RME_A7A_TLBIALLNSNH_Set
/* C10 */
.global __RME_A7A_TLBLR_Set
.global __RME_A7A_PRRR_Set
.global __RME_A7A_NMRR_Set
.global __RME_A7A_AMAIR0_Set
.global __RME_A7A_AMAIR1_Set
.global __RME_A7A_HMAIR0_Set
.global __RME_A7A_HMAIR1_Set
.global __RME_A7A_HAMAIR0_Set
.global __RME_A7A_HAMAIR1_Set
/* C12 */
.global __RME_A7A_VBAR_Set
.global __RME_A7A_MVBAR_Set
.global __RME_A7A_HVBAR_Set
/* C13 */
.global __RME_A7A_CONTEXTIDR_Set
.global __RME_A7A_TPIDRURW_Set
.global __RME_A7A_TPIDRURO_Set
.global __RME_A7A_TPIDRPRW_Set
.global __RME_A7A_HTPIDR_Set
/* C14 */
.global __RME_A7A_CNTFRQ_Set
.global __RME_A7A_CNTKCTL_Set
.global __RME_A7A_CNTP_TVAL_Set
.global __RME_A7A_CNTP_CTL_Set
.global __RME_A7A_CNTV_TVAL_Set
.global __RME_A7A_CNTV_CTL_Set
.global __RME_A7A_CNTHCTL_Set
.global __RME_A7A_CNTHP_TVAL_Set
.global __RME_A7A_CNTHP_CTL_Set
/* Double words */
.global __RME_A7A_CNTP_CVAL_DW_Set
.global __RME_A7A_CNTV_CVAL_DW_Set
.global __RME_A7A_CNTVOFF_DW_Set
.global __RME_A7A_CNTHP_CVAL_DW_Set
/* Booting specific stuff */
.global __RME_A7A_Stack_Start
/* Initial page table */
.global __RME_A7A_Kern_Pgt
/* Vector table */
.global __RME_A7A_Vector_Table
/* Fault handlers and user handlers are exported on their spot */
/* End Export ****************************************************************/
/* Import ********************************************************************/
/* The kernel entry of RME. This will be defined in C language. */
.global RME_Kmain
/* The fault handlerd of RME. These will be defined in C language. */
.global __RME_A7A_Undefined_Handler
.global __RME_A7A_Prefetch_Abort_Handler
.global __RME_A7A_Data_Abort_Handler
.global __RME_A7A_IRQ_Handler
.global __RME_A7A_FIQ_Handler
/* The generic interrupt handler of RME. This will be defined in C language. */
.global __RME_A7A_Generic_Handler
/* The system call handler of RME. This will be defined in C language. */
.global _RME_Svc_Handler
/* The system tick handler of RME. This will be defined in C language. */
.global _RME_Tim_Handler
/* The entry of SMP after they have finished their initialization */
.global __RME_SMP_Low_Level_Init
/* All other processor's timer interrupt handler */
.global __RME_A7A_SMP_Tick
/* Memory layout information - This is the actual page table mapping */
.global RME_A7A_Mem_Info
/* End Import ****************************************************************/
/* Memory Init ***************************************************************/
/* Das U-Boot header is appended by the u-boot through FIT image generation.
* We do not temper with this here, as it is unnecessary. For the .data section,
* we are perfectly fine because it is in RAM do not even need relocation, and
* it is of course included in the resulting binary from elf. (Actually RME
* kernel code does not make use of the .data section anyway). As a result,
* We just need to clean up the. bss section. The linux kernel, when booting,
* always hacks the CPU to SVC mode, perhaps to allow usage of many different
* bootloaders; however, we know that u-boot have already set the CPU to SVC
* mode, which can spare us the ugly self-modifying code. */
.section .text
.syntax divided
.code 32
.align 16
.global __bss_start__
.global __bss_end__
.global __va_offset__
.global main
_start:
.global _start
LDR R0,=__bss_start__
LDR R1,=__bss_end__
LDR R2,=__va_offset__
SUB R0,R0,R2
SUB R1,R1,R2
LDR R2,=0x00
clear_bss:
CMP R0,R1
BEQ clear_done
STR R2,[R0]
ADD R0,#0x04
B clear_bss
clear_done:
/* Set stacks for all modes */
LDR R4,=__RME_A7A_Stack_Start
ADD R4,#0x10000
/* IRQ mode */
LDR R0,=0x600F00D2
MSR CPSR,R0
MOV SP,R4
/* ABT mode */
LDR R0,=0x600F00D7
MSR CPSR,R0
MOV SP,R4
/* FIQ mode */
LDR R0,=0x600F00D1
MSR CPSR,R0
MOV SP,R4
/* UND mode */
LDR R0,=0x600F00DB
MSR CPSR,R0
MOV SP,R4
/* SYS mode */
LDR R0,=0x600F00DB
MSR CPSR,R0
MOV SP,R4
/* SVC mode */
LDR R0,=0x600F00D3
MSR CPSR,R0
MOV SP,R4
/* Turn off the MMU and all cache if it is already enabled. There's no need
* to turn cache off because we are not modifying the instruction stream at
* all; the TLB walker will start walking from L1D if it is enabled */
CP15_GET_INIT CRN=C1 OP1=0 CRM=C0 OP2=0 //08C5187A off, 08C5187F on
LDR R1,=~((1<<2)|(1<<0))
AND R0,R0,R1
CP15_SET_INIT CRN=C1 OP1=0 CRM=C0 OP2=0 /* SCTLR.AFE,TRE,I,C,M */
ISB
/* Flush TLB */
LDR R0,=0x00
CP15_SET_INIT CRN=C8 OP1=0 CRM=C7 OP2=0 /* TLBIALL */
ISB
/* Set up the initial page table
* R0: Read base address
* R1: Write base address
* R2: End read address
* R3: PA address to map from
* R4: VA address to map into
* R5: Number of pages
* R6: Property mask
* R7: Page counter
* R8: Write index register
* R9: Write content register */
LDR R0,=RME_A7A_Mem_Info //165F18
LDR R1,=__RME_A7A_Kern_Pgt //150000
LDR R2,=__va_offset__
/* Calculate the actual address */
SUB R0,R0,R2
SUB R1,R1,R2
/* Calculate the configuration end address */
LDR R3,[R0]
LSL R3,R3,#2
ADD R2,R0,R3
ADD R0,R0,#0x04
/* Load configurations and generate page table layout one by one */
load_config:
LDMIA R0!,{R3-R6}
MOV R7,#0x00
LSR R8,R4,#18
ADD R8,R1,R8
ORR R9,R3,R6
fill_pgtbl:
STR R9,[R8]
ADD R8,R8,#4
ADD R7,R7,#1
ADD R9,R9,#0x100000
CMP R7,R5
BNE fill_pgtbl
CMP R0,R2
BNE load_config
ISB
/* Set the registers */
LDR R0,=0x01
CP15_SET_INIT CRN=C2 OP1=0 CRM=C0 OP2=2 /* TTBCR, TTBR1 in use when accessing > 2GB */
ISB
LDR R0,=0xFFFFFFFFF//0x55555555
CP15_SET_INIT CRN=C3 OP1=0 CRM=C0 OP2=0 /* DACR */
ISB
LDR R0,=0x000A00A4
CP15_SET_INIT CRN=C10 OP1=0 CRM=C2 OP2=0 /* PRRR */
ISB
LDR R0,=0x006C006C
CP15_SET_INIT CRN=C10 OP1=0 CRM=C2 OP2=1 /* NMRR */
ISB
/* Set base address */
LDR R0,=__RME_A7A_Kern_Pgt
LDR R1,=__va_offset__
SUB R0,R0,R1 //R0=00150000
ORR R0,R0,#0x09 /* Stuff to write into TTBR */
CP15_SET_INIT CRN=C2 OP1=0 CRM=C0 OP2=0 /* TTBR0 */
CP15_SET_INIT CRN=C2 OP1=0 CRM=C0 OP2=1 /* TTBR1 */
/* Load the main function address to R3 first to prepare for a long jump */
LDR R3,=main //R3=80165848
ISB
/* Turn on paging and cache */
CP15_GET_INIT CRN=C1 OP1=0 CRM=C0 OP2=0
//LDR R1,=(1<<29)|(1<<28)|(1<<12)|(1<<2)|(1<<0) //R1=30001005 |(1<<12)|(1<<2)|(1<<0)
LDR R1,=(1<<29)|(1<<28)|(0<<12)|(1<<2)|(1<<0)
ORR R0,R0,R1 //SCTCR=38C5187F
//BIC r0, r0, #(1 << 12) //SCTCR=38C5087F
/* Print a hex number in LR, R12 used as counter print r0 ********************************************/
MOV LR,R0
MOV R12,#32 /* 32-bits */
nextdigit:
SUB R12,R12,#0x04
LSR R11,LR,R12
AND R11,R11,#0x0F
CMP R11,#0x09
BGE bigger
ADD R11,R11,#0x30 /* add '0' */
B printwait
bigger:
ADD R11,R11,#(0x41-10) /* add 'A' */
printwait:
LDR R10,=0xE000102C
LDR R10,[R10]
TST R10,#0x08
BEQ printwait
LDR R10,=0xE0001030
STR R11,[R10]
finish:
CMP R12,#0x00
BNE nextdigit
/* Print a hex number in LR, R12 used as counter ********************************************/
CP15_SET_INIT CRN=C1 OP1=0 CRM=C0 OP2=0 /* SCTLR.AFE,TRE,I,C,M */
ISB
/* Flush TLB again */
LDR R0,=0x00
CP15_SET_INIT CRN=C8 OP1=0 CRM=C7 OP2=0 /* TLBIALL */
ISB
/* Branch to main function */
BX R3
.ltorg
/* Initial page table ********************************************************/
/* Das U-Boot will set up us an initial page table with all identical mappings.
* There's no need to do anything special here. Also, we will not initialize
* the serial port for similar reasons. But, we do need to set up initial stacks
* for the CPUs. Because we know that there can be no more than 4 CPUs in an ARMv7
* chip, we can statically allocate them here. Each core is associated with 64kB
* stack, which should be more than sufficient. */
.align 8
__RME_A7A_Stack_Start:
.space 4*65536
__RME_A7A_Stack_End:
.space 4096
/* The kernel page table - the initialization sequence is totally controlled
* by the configuration file, because there's no generic way to detect memory on
* these devices. */
.align 16
__RME_A7A_Kern_Pgt:
.space 65536
/* Vectors *******************************************************************/
.align 8
__RME_A7A_Vector_Table:
B Reset_Handler
B Undefined_Handler
B SVC_Handler
B Prefetch_Abort_Handler
B Data_Abort_Handler
B Unused_Handler
B IRQ_Handler
B FIQ_Handler
/* End Memory Init ***********************************************************/
/* Function:__RME_A7A_XXXX_Get ***********************************************
Description : Get the XXXX register of the CPU. These registers must be read with
MRS/MRC instruction.
Input : None
Output : None.
Return : R0 - The XXXX register contents.
******************************************************************************/
/* CPSR & SPSR */
__RME_A7A_CPSR_Get:
MRS R0,CPSR
BX LR
__RME_A7A_SPSR_Get:
MRS R0,SPSR
BX LR
/* Main ID register */
__RME_A7A_MIDR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=0
/* Cache type register */
__RME_A7A_CTR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=1
/* TCM type register */
__RME_A7A_TCMTR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=2
/* TLB type register */
__RME_A7A_TLBTR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=3
/* Multiprocessor affinity register */
__RME_A7A_MPIDR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=5
/* Revision ID register */
__RME_A7A_REVIDR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=6
/* Processor feature register 0 */
__RME_A7A_ID_PFR0_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=0
/* Processor feature register 1 */
__RME_A7A_ID_PFR1_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=1
/* Debug feature register 0 */
__RME_A7A_ID_DFR0_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=2
/* Auxiliary feature register 0 */
__RME_A7A_ID_AFR0_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=3
/* Memory model feature register 0 */
__RME_A7A_ID_MMFR0_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=4
/* Memory model feature register 1 */
__RME_A7A_ID_MMFR1_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=5
/* Memory model feature register 2 */
__RME_A7A_ID_MMFR2_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=6
/* Memory model feature register 3 */
__RME_A7A_ID_MMFR3_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=7
/* ISA feature register 0 */
__RME_A7A_ID_ISAR0_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=0
/* ISA feature register 1 */
__RME_A7A_ID_ISAR1_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=1
/* ISA feature register 2 */
__RME_A7A_ID_ISAR2_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=2
/* ISA feature register 3 */
__RME_A7A_ID_ISAR3_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=3
/* ISA feature register 4 */
__RME_A7A_ID_ISAR4_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=4
/* ISA feature register 5 */
__RME_A7A_ID_ISAR5_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=5
/* Cache size ID registers */
__RME_A7A_ID_CCSIDR_Get:
CP15_GET CRN=C0 OP1=1 CRM=C0 OP2=0
/* Cache level ID register */
__RME_A7A_ID_CLIDR_Get:
CP15_GET CRN=C0 OP1=1 CRM=C0 OP2=1
/* Auxiliary ID register */
__RME_A7A_ID_AIDR_Get:
CP15_GET CRN=C0 OP1=1 CRM=C0 OP2=7
/* Cache size selection register */
__RME_A7A_ID_CSSELR_Get:
CP15_GET CRN=C0 OP1=2 CRM=C0 OP2=0
/* Virtualization processor ID register */
__RME_A7A_ID_VPIDR_Get:
CP15_GET CRN=C0 OP1=4 CRM=C0 OP2=0
/* Virtualization multiprocessor ID register */
__RME_A7A_ID_VMPIDR_Get:
CP15_GET CRN=C0 OP1=4 CRM=C0 OP2=5
/* System control register */
__RME_A7A_SCTLR_Get:
CP15_GET CRN=C1 OP1=0 CRM=C0 OP2=0
/* Auxiliary control register */
__RME_A7A_ACTLR_Get:
CP15_GET CRN=C1 OP1=0 CRM=C0 OP2=1
/* Coprocessor auxiliary control register */
__RME_A7A_CPACR_Get:
CP15_GET CRN=C1 OP1=0 CRM=C0 OP2=2
/* Secure configuration register */
__RME_A7A_SCR_Get:
CP15_GET CRN=C1 OP1=0 CRM=C1 OP2=0
/* Secure debug enable register */
__RME_A7A_SDER_Get:
CP15_GET CRN=C1 OP1=0 CRM=C1 OP2=1
/* Non-secure access control register */
__RME_A7A_NSACR_Get:
CP15_GET CRN=C1 OP1=0 CRM=C1 OP2=2
/* Hyp system control register */
__RME_A7A_HSCTLR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C0 OP2=0
/* Hyp auxiliary control register */
__RME_A7A_HACTLR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C0 OP2=1
/* Hyp configuration register */
__RME_A7A_HCR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C1 OP2=0
/* Hyp debug configuration register */
__RME_A7A_HDCR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C1 OP2=1
/* Hyp coprocessor trap register */
__RME_A7A_HCPTR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C1 OP2=2
/* Hyp system trap register */
__RME_A7A_HSTR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C1 OP2=3
/* Hyp auxiliary configuration register */
__RME_A7A_HACR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C1 OP2=7
/* Translation table base register 0 - 32bit. We do not support PAE of any kind */
__RME_A7A_TTBR0_Get:
CP15_GET CRN=C2 OP1=0 CRM=C0 OP2=0
/* Translation table base register 1 - 32bit. We do not support PAE of any kind */
__RME_A7A_TTBR1_Get:
CP15_GET CRN=C2 OP1=0 CRM=C0 OP2=1
/* Translation table base controle register */
__RME_A7A_TTBCR_Get:
CP15_GET CRN=C2 OP1=0 CRM=C0 OP2=2
/* Hyp translation control register */
__RME_A7A_HTCR_Get:
CP15_GET CRN=C2 OP1=4 CRM=C0 OP2=2
/* Virtualization translation control register */
__RME_A7A_VTCR_Get:
CP15_GET CRN=C2 OP1=4 CRM=C1 OP2=2
/* Domain access control register */
__RME_A7A_DACR_Get:
CP15_GET CRN=C3 OP1=0 CRM=C0 OP2=0
/* Data fault status register */
__RME_A7A_DFSR_Get:
CP15_GET CRN=C5 OP1=0 CRM=C0 OP2=0
/* Instruction fault status register */
__RME_A7A_IFSR_Get:
CP15_GET CRN=C5 OP1=0 CRM=C0 OP2=1
/* Auxiliary data fault status register */
__RME_A7A_ADFSR_Get:
CP15_GET CRN=C5 OP1=0 CRM=C1 OP2=0
/* Auxiliary instruction fault status register */
__RME_A7A_AIFSR_Get:
CP15_GET CRN=C5 OP1=0 CRM=C1 OP2=1
/* Hyp auxiliary data fault status register */
__RME_A7A_HADFSR_Get:
CP15_GET CRN=C5 OP1=4 CRM=C1 OP2=0
/* Hyp auxiliary instruction fault status register */
__RME_A7A_HAIFSR_Get:
CP15_GET CRN=C5 OP1=4 CRM=C1 OP2=1
/* Hyp syndrome register */
__RME_A7A_HSR_Get:
CP15_GET CRN=C5 OP1=4 CRM=C2 OP2=0
/* Data fault address register */
__RME_A7A_DFAR_Get:
CP15_GET CRN=C6 OP1=0 CRM=C0 OP2=0
/* Instruction fault address register */
__RME_A7A_IFAR_Get:
CP15_GET CRN=C6 OP1=0 CRM=C0 OP2=2
/* Hyp data fault address register */
__RME_A7A_HDFAR_Get:
CP15_GET CRN=C6 OP1=4 CRM=C0 OP2=0
/* Hyp instruction fault address register */
__RME_A7A_HIFAR_Get:
CP15_GET CRN=C6 OP1=4 CRM=C0 OP2=2
/* Hyp IPA fault address register */
__RME_A7A_HPFAR_Get:
CP15_GET CRN=C6 OP1=4 CRM=C0 OP2=4
/* Physical address register */
__RME_A7A_PAR_Get:
CP15_GET CRN=C7 OP1=0 CRM=C4 OP2=0
/* C9 registers currently unsupported */
/* TLB lockdown register - Cortex-A9 */
__RME_A7A_TLBLR_Get:
CP15_GET CRN=C10 OP1=0 CRM=C0 OP2=0
/* Primary region remap register */
__RME_A7A_PRRR_Get:
CP15_GET CRN=C10 OP1=0 CRM=C2 OP2=0
/* Normal memory remap register */
__RME_A7A_NMRR_Get:
CP15_GET CRN=C10 OP1=0 CRM=C2 OP2=1
/* Auxiliary memory attribute indirection register 0 */
__RME_A7A_AMAIR0_Get:
CP15_GET CRN=C10 OP1=0 CRM=C3 OP2=0
/* Auxiliary memory attribute indirection register 1 */
__RME_A7A_AMAIR1_Get:
CP15_GET CRN=C10 OP1=0 CRM=C3 OP2=1
/* Hyp memory attribute indirection register 0 */
__RME_A7A_HMAIR0_Get:
CP15_GET CRN=C10 OP1=4 CRM=C2 OP2=0
/* Hyp memory attribute indirection register 1 */
__RME_A7A_HMAIR1_Get:
CP15_GET CRN=C10 OP1=4 CRM=C2 OP2=1
/* Hyp auxiliary memory attribute indirection register 0 */
__RME_A7A_HAMAIR0_Get:
CP15_GET CRN=C10 OP1=4 CRM=C3 OP2=0
/* Hyp auxiliary memory attribute indirection register 1 */
__RME_A7A_HAMAIR1_Get:
CP15_GET CRN=C10 OP1=4 CRM=C3 OP2=1
/* Vector base address register */
__RME_A7A_VBAR_Get:
CP15_GET CRN=C12 OP1=0 CRM=C0 OP2=0
/* Vector base address register */
__RME_A7A_MVBAR_Get:
CP15_GET CRN=C12 OP1=0 CRM=C0 OP2=1
/* Interrupt status register */
__RME_A7A_ISR_Get:
CP15_GET CRN=C12 OP1=0 CRM=C1 OP2=0
/* Hyp vector base address register */
__RME_A7A_HVBAR_Get:
CP15_GET CRN=C12 OP1=4 CRM=C0 OP2=0
/* FCSE PID register */
__RME_A7A_FCSEIDR_Get:
CP15_GET CRN=C13 OP1=0 CRM=C0 OP2=0
/* Context ID register */
__RME_A7A_CONTEXTIDR_Get:
CP15_GET CRN=C13 OP1=0 CRM=C0 OP2=1
/* User read/write software thread register */
__RME_A7A_TPIDRURW_Get:
CP15_GET CRN=C13 OP1=0 CRM=C0 OP2=2
/* User read-only software thread register */
__RME_A7A_TPIDRURO_Get:
CP15_GET CRN=C13 OP1=0 CRM=C0 OP2=3
/* PL1-only software thread register */
__RME_A7A_TPIDRPRW_Get:
CP15_GET CRN=C13 OP1=0 CRM=C0 OP2=4
/* Hyp read/write software thread register */
__RME_A7A_HTPIDR_Get:
CP15_GET CRN=C13 OP1=4 CRM=C0 OP2=2
/* Counter frequency register */
__RME_A7A_CNTFRQ_Get:
CP15_GET CRN=C14 OP1=0 CRM=C0 OP2=0
/* Timer PL1 control register */
__RME_A7A_CNTKCTL_Get:
CP15_GET CRN=C14 OP1=0 CRM=C1 OP2=0
/* PL1 physical timer value register */
__RME_A7A_CNTP_TVAL_Get:
CP15_GET CRN=C14 OP1=0 CRM=C2 OP2=0
/* PL1 physical timer control register */
__RME_A7A_CNTP_CTL_Get:
CP15_GET CRN=C14 OP1=0 CRM=C2 OP2=1
/* Virtual timer value register */
__RME_A7A_CNTV_TVAL_Get:
CP15_GET CRN=C14 OP1=0 CRM=C3 OP2=0
/* Virtual timer control register */
__RME_A7A_CNTV_CTL_Get:
CP15_GET CRN=C14 OP1=0 CRM=C3 OP2=1
/* Timer PL2 control register */
__RME_A7A_CNTHCTL_Get:
CP15_GET CRN=C14 OP1=4 CRM=C1 OP2=0
/* PL2 physical timer value register */
__RME_A7A_CNTHP_TVAL_Get:
CP15_GET CRN=C14 OP1=4 CRM=C2 OP2=0
/* PL2 physical timer control register */
__RME_A7A_CNTHP_CTL_Get:
CP15_GET CRN=C14 OP1=4 CRM=C2 OP2=1
/* End Function:__RME_A7A_XXXX_Get ******************************************/
/* Function:__RME_A7A_XXXX_DW_Get ********************************************
Description : Get the XXXX register of the CPU. These registers must be read with
MRRC instruction, and are all 64-bit double words.
Input : None.
Output : rme_ptr_t* R0 - The pointer to the lower bits.
rme_ptr_t* R1 - The pointer to the higher bits.
Return : None.
******************************************************************************/
/* Physical count register */
__RME_A7A_CNTPCT_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=0
/* Virtual count register */
__RME_A7A_CNTVCT_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=1
/* PL1 physical timer compare value register */
__RME_A7A_CNTP_CVAL_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=2
/* Virtual timer compare value register */
__RME_A7A_CNTV_CVAL_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=3
/* Virtual offset register */
__RME_A7A_CNTVOFF_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=4
/* L2 physical timer compare value register */
__RME_A7A_CNTHP_CVAL_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=6
/* End Function:__RME_A7A_XXXX_DW_Get ***************************************/
/* Function:__RME_A7A_XXXX_Set ***********************************************
Description : Set the XXXX register of the CPU.
Input : rme_ptr_t R0 - The XXXX value to set.
Output : None.
Return : None.
******************************************************************************/
/* CPSR & SPSR */
__RME_A7A_CPSR_Set:
MSR CPSR,R0
BX LR
__RME_A7A_SPSR_Set:
MSR SPSR,R0
BX LR
/* Cache size selection register */
__RME_A7A_ID_CSSELR_Set:
CP15_SET CRN=C0 OP1=2 CRM=C0 OP2=0
/* Virtualization processor ID register */
__RME_A7A_ID_VPIDR_Set:
CP15_SET CRN=C0 OP1=4 CRM=C0 OP2=0
/* Virtualization multiprocessor ID register */
__RME_A7A_ID_VMPIDR_Set:
CP15_SET CRN=C0 OP1=4 CRM=C0 OP2=5
/* System control register */
__RME_A7A_SCTLR_Set:
CP15_SET CRN=C1 OP1=0 CRM=C0 OP2=0
/* Auxiliary control register */
__RME_A7A_ACTLR_Set:
CP15_SET CRN=C1 OP1=0 CRM=C0 OP2=1
/* Coprocessor auxiliary control register */
__RME_A7A_CPACR_Set:
CP15_SET CRN=C1 OP1=0 CRM=C0 OP2=2
/* Secure configuration register */
__RME_A7A_SCR_Set:
CP15_SET CRN=C1 OP1=0 CRM=C1 OP2=0
/* Secure debug enable register */
__RME_A7A_SDER_Set:
CP15_SET CRN=C1 OP1=0 CRM=C1 OP2=1
/* Non-secure access control register */
__RME_A7A_NSACR_Set:
CP15_SET CRN=C1 OP1=0 CRM=C1 OP2=2
/* Hyp system control register */
__RME_A7A_HSCTLR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C0 OP2=0
/* Hyp auxiliary control register */
__RME_A7A_HACTLR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C0 OP2=1
/* Hyp configuration register */
__RME_A7A_HCR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C1 OP2=0
/* Hyp debug configuration register */
__RME_A7A_HDCR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C1 OP2=1
/* Hyp coprocessor trap register */
__RME_A7A_HCPTR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C1 OP2=2
/* Hyp system trap register */
__RME_A7A_HSTR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C1 OP2=3
/* Hyp auxiliary configuration register */
__RME_A7A_HACR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C1 OP2=7
/* Translation table base register 0 - 32bit. We do not support PAE of any kind.
* This operation also sets the page table of this architecture */
__RME_A7A_TTBR0_Set:
__RME_A7A_Pgt_Set:
CP15_SET CRN=C2 OP1=0 CRM=C0 OP2=0
/* Translation table base register 1 - 32bit. We do not support PAE of any kind */
__RME_A7A_TTBR1_Set:
CP15_SET CRN=C2 OP1=0 CRM=C0 OP2=1
/* Translation table base controle register */
__RME_A7A_TTBCR_Set:
CP15_SET CRN=C2 OP1=0 CRM=C0 OP2=2
/* Hyp translation control register */
__RME_A7A_HTCR_Set:
CP15_SET CRN=C2 OP1=4 CRM=C0 OP2=2
/* Virtualization translation control register */
__RME_A7A_VTCR_Set:
CP15_SET CRN=C2 OP1=4 CRM=C1 OP2=2
/* Domain access control register */
__RME_A7A_DACR_Set:
CP15_SET CRN=C3 OP1=0 CRM=C0 OP2=0
/* Data fault status register */
__RME_A7A_DFSR_Set:
CP15_SET CRN=C5 OP1=0 CRM=C0 OP2=0
/* Instruction fault status register */
__RME_A7A_IFSR_Set:
CP15_SET CRN=C5 OP1=0 CRM=C0 OP2=1
/* Auxiliary data fault status register */
__RME_A7A_ADFSR_Set:
CP15_SET CRN=C5 OP1=0 CRM=C1 OP2=0
/* Auxiliary instruction fault status register */
__RME_A7A_AIFSR_Set:
CP15_SET CRN=C5 OP1=0 CRM=C1 OP2=1
/* Hyp auxiliary data fault status register */
__RME_A7A_HADFSR_Set:
CP15_SET CRN=C5 OP1=4 CRM=C1 OP2=0
/* Hyp auxiliary instruction fault status register */
__RME_A7A_HAIFSR_Set:
CP15_SET CRN=C5 OP1=4 CRM=C1 OP2=1
/* Hyp syndrome register */
__RME_A7A_HSR_Set:
CP15_SET CRN=C5 OP1=4 CRM=C2 OP2=0
/* Data fault address register */
__RME_A7A_DFAR_Set:
CP15_SET CRN=C6 OP1=0 CRM=C0 OP2=0
/* Instruction fault address register */
__RME_A7A_IFAR_Set:
CP15_SET CRN=C6 OP1=0 CRM=C0 OP2=2
/* Hyp data fault address register */
__RME_A7A_HDFAR_Set:
CP15_SET CRN=C6 OP1=4 CRM=C0 OP2=0
/* Hyp instruction fault address register */
__RME_A7A_HIFAR_Set:
CP15_SET CRN=C6 OP1=4 CRM=C0 OP2=2
/* Hyp IPA fault address register */
__RME_A7A_HPFAR_Set:
CP15_SET CRN=C6 OP1=4 CRM=C0 OP2=4
/* Instruction cache invalidate all to PoU inner shareable */
__RME_A7A_ICIALLUIS_Set:
CP15_SET CRN=C7 OP1=0 CRM=C1 OP2=0
/* Branch predictor invalidate all inner shareable */
__RME_A7A_BPIALLIS_Set:
CP15_SET CRN=C7 OP1=0 CRM=C1 OP2=6
/* Physical address register */
__RME_A7A_PAR_Set:
CP15_SET CRN=C7 OP1=0 CRM=C4 OP2=6
/* Instruction cache invalidate all to PoU */
__RME_A7A_ICIALLU_Set:
CP15_SET CRN=C7 OP1=0 CRM=C5 OP2=0
/* Invalidate instruction cache by MVA to PoU */
__RME_A7A_ICIMVAU_Set:
CP15_SET CRN=C7 OP1=0 CRM=C5 OP2=1
/* ISB register - deprecated */
__RME_A7A_CP15ISB_Set:
CP15_SET CRN=C7 OP1=0 CRM=C5 OP2=4
/* Invalidate entire branch predictor array */
__RME_A7A_BPIALL_Set:
CP15_SET CRN=C7 OP1=0 CRM=C5 OP2=6
/* Invalidate MVA from branch predictors */
__RME_A7A_BPIMVA_Set:
CP15_SET CRN=C7 OP1=0 CRM=C5 OP2=7
/* Invalidate data cache by MVA to PoC */
__RME_A7A_DCIMVAC_Set:
CP15_SET CRN=C7 OP1=0 CRM=C6 OP2=1
/* Invalidate data cache line by set/way */
__RME_A7A_DCISW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C6 OP2=2
/* Priviledged read VA to PA translation */
__RME_A7A_ATS1CPR_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=0
/* Priviledged write VA to PA translation */
__RME_A7A_ATS1CPW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=1
/* User read VA to PA translation */
__RME_A7A_ATS1CUR_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=2
/* User write VA to PA translation */
__RME_A7A_ATS1CUW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=3
/* Priviledged read VA to PA translation, other security state */
__RME_A7A_ATS12NSOPR_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=4
/* Priviledged write VA to PA translation, other security state */
__RME_A7A_ATS12NSOPW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=5
/* User read VA to PA translation, other security state */
__RME_A7A_ATS12NSOUR_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=6
/* User write VA to PA translation, other security state */
__RME_A7A_ATS12NSOUW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=7
/* Clean data cache line by MVA to PoC */
__RME_A7A_DCCMVAC_Set:
CP15_SET CRN=C7 OP1=0 CRM=C10 OP2=1
/* Clean data cache line by set/way */
__RME_A7A_DCCSW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C10 OP2=2
/* DSB register - deprecated */
__RME_A7A_CP15DSB_Set:
CP15_SET CRN=C7 OP1=0 CRM=C10 OP2=4
/* DMB register - deprecated */
__RME_A7A_CP15DMB_Set:
CP15_SET CRN=C7 OP1=0 CRM=C10 OP2=5
/* Clean data cache line by MVA to PoU */
__RME_A7A_DCCMVAU_Set:
CP15_SET CRN=C7 OP1=0 CRM=C11 OP2=1
/* Clean and invalidate data cache line by MVA to PoC */
__RME_A7A_DCCIMVAC_Set:
CP15_SET CRN=C7 OP1=0 CRM=C14 OP2=1
/* Clean and invalidate data cache line by set/way */
__RME_A7A_DCCISW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C14 OP2=2
/* Hyp mode read translation */
__RME_A7A_ATS1HR_Set:
CP15_SET CRN=C7 OP1=4 CRM=C8 OP2=0
/* Hyp mode write translation */
__RME_A7A_ATS1HW_Set:
CP15_SET CRN=C7 OP1=4 CRM=C8 OP2=1
/* Invalidate entire TLB IS */
__RME_A7A_TLBIALLIS_Set:
CP15_SET CRN=C8 OP1=0 CRM=C3 OP2=0
/* Invalidate unified TLB entry by MVA and ASID IS */
__RME_A7A_TLBIMVAIS_Set:
CP15_SET CRN=C8 OP1=0 CRM=C3 OP2=1
/* Invalidate unified TLB by ASID match IS */
__RME_A7A_TLBIASIDIS_Set:
CP15_SET CRN=C8 OP1=0 CRM=C3 OP2=2
/* Invalidate unified TLB entry by MVA all ASID IS */
__RME_A7A_TLBIMVAAIS_Set:
CP15_SET CRN=C8 OP1=0 CRM=C3 OP2=3
/* Invalidate instruction TLB */
__RME_A7A_ITLBIALL_Set:
CP15_SET CRN=C8 OP1=0 CRM=C5 OP2=0
/* Invalidate instruction TLB entry by MVA and ASID */
__RME_A7A_ITLBIMVA_Set:
CP15_SET CRN=C8 OP1=0 CRM=C5 OP2=1
/* Invalidate instruction TLB by ASID match */
__RME_A7A_ITLBIASID_Set:
CP15_SET CRN=C8 OP1=0 CRM=C5 OP2=2
/* Invalidate data TLB */
__RME_A7A_DTLBIALL_Set:
CP15_SET CRN=C8 OP1=0 CRM=C6 OP2=0
/* Invalidate data TLB entry by MVA and ASID */
__RME_A7A_DTLBIMVA_Set:
CP15_SET CRN=C8 OP1=0 CRM=C6 OP2=1
/* Invalidate data TLB by ASID match */
__RME_A7A_DTLBIASID_Set:
CP15_SET CRN=C8 OP1=0 CRM=C6 OP2=2
/* Invalidate unified TLB */
__RME_A7A_TLBIALL_Set:
CP15_SET CRN=C8 OP1=0 CRM=C7 OP2=0
/* Invalidate unified TLB entry by MVA and ASID */
__RME_A7A_TLBIMVA_Set:
CP15_SET CRN=C8 OP1=0 CRM=C7 OP2=1
/* Invalidate unified TLB by ASID match */
__RME_A7A_TLBIASID_Set:
CP15_SET CRN=C8 OP1=0 CRM=C7 OP2=2
/* Invalidate unified TLB entries by MVA all ASID */
__RME_A7A_TLBIMVAA_Set:
CP15_SET CRN=C8 OP1=0 CRM=C7 OP2=3
/* Invalidate entire Hyp unified TLB IS */
__RME_A7A_TLBIALLHIS_Set:
CP15_SET CRN=C8 OP1=4 CRM=C3 OP2=0
/* Invalidate Hyp unified TLB entry by MVA IS */
__RME_A7A_TLBIMVAHIS_Set:
CP15_SET CRN=C8 OP1=4 CRM=C3 OP2=1
/* Invalidate entire Non-secure non-Hyp unified TLB IS */
__RME_A7A_TLBIALLNSNHIS_Set:
CP15_SET CRN=C8 OP1=4 CRM=C3 OP2=4
/* Invalidate entire Hyp unified TLB */
__RME_A7A_TLBIALLH_Set:
CP15_SET CRN=C8 OP1=4 CRM=C7 OP2=0
/* Invalidate Hyp unified TLB entry by MVA */
__RME_A7A_TLBIMVAH_Set:
CP15_SET CRN=C8 OP1=4 CRM=C7 OP2=1
/* Invalidate entire Non-secure non-Hyp unified TLB */
__RME_A7A_TLBIALLNSNH_Set:
CP15_SET CRN=C8 OP1=4 CRM=C7 OP2=4
/* C9 registers currently unsupported */
/* TLB lockdown register - Cortex-A9 */
__RME_A7A_TLBLR_Set:
CP15_SET CRN=C10 OP1=0 CRM=C0 OP2=0
/* Primary region remap register */
__RME_A7A_PRRR_Set:
CP15_SET CRN=C10 OP1=0 CRM=C2 OP2=0
/* Normal memory remap register */
__RME_A7A_NMRR_Set:
CP15_SET CRN=C10 OP1=0 CRM=C2 OP2=1
/* Auxiliary memory attribute indirection register 0 */
__RME_A7A_AMAIR0_Set:
CP15_SET CRN=C10 OP1=0 CRM=C3 OP2=0
/* Auxiliary memory attribute indirection register 1 */
__RME_A7A_AMAIR1_Set:
CP15_SET CRN=C10 OP1=0 CRM=C3 OP2=1
/* Hyp memory attribute indirection register 0 */
__RME_A7A_HMAIR0_Set:
CP15_SET CRN=C10 OP1=4 CRM=C2 OP2=0
/* Hyp memory attribute indirection register 1 */
__RME_A7A_HMAIR1_Set:
CP15_SET CRN=C10 OP1=4 CRM=C2 OP2=1
/* Hyp auxiliary memory attribute indirection register 0 */
__RME_A7A_HAMAIR0_Set:
CP15_SET CRN=C10 OP1=4 CRM=C3 OP2=0
/* Hyp auxiliary memory attribute indirection register 1 */
__RME_A7A_HAMAIR1_Set:
CP15_SET CRN=C10 OP1=4 CRM=C3 OP2=1
/* Vector base address register */
__RME_A7A_VBAR_Set:
CP15_SET CRN=C12 OP1=0 CRM=C0 OP2=0
/* Vector base address register */
__RME_A7A_MVBAR_Set:
CP15_SET CRN=C12 OP1=0 CRM=C0 OP2=1
/* Hyp vector base address register */
__RME_A7A_HVBAR_Set:
CP15_SET CRN=C12 OP1=4 CRM=C0 OP2=0
/* Context ID register */
__RME_A7A_CONTEXTIDR_Set:
CP15_SET CRN=C13 OP1=0 CRM=C0 OP2=1
/* User read/write software thread register */
__RME_A7A_TPIDRURW_Set:
CP15_SET CRN=C13 OP1=0 CRM=C0 OP2=2
/* User read-only software thread register */
__RME_A7A_TPIDRURO_Set:
CP15_SET CRN=C13 OP1=0 CRM=C0 OP2=3
/* PL1-only software thread register */
__RME_A7A_TPIDRPRW_Set:
CP15_SET CRN=C13 OP1=0 CRM=C0 OP2=4
/* Hyp read/write software thread register */
__RME_A7A_HTPIDR_Set:
CP15_SET CRN=C13 OP1=4 CRM=C0 OP2=2
/* Counter frequency register */
__RME_A7A_CNTFRQ_Set:
CP15_SET CRN=C14 OP1=0 CRM=C0 OP2=0
/* Timer PL1 control register */
__RME_A7A_CNTKCTL_Set:
CP15_SET CRN=C14 OP1=0 CRM=C1 OP2=0
/* PL1 physical timer value register */
__RME_A7A_CNTP_TVAL_Set:
CP15_SET CRN=C14 OP1=0 CRM=C2 OP2=0
/* PL1 physical timer control register */
__RME_A7A_CNTP_CTL_Set:
CP15_SET CRN=C14 OP1=0 CRM=C2 OP2=1
/* Virtual timer value register */
__RME_A7A_CNTV_TVAL_Set:
CP15_SET CRN=C14 OP1=0 CRM=C3 OP2=0
/* Virtual timer control register */
__RME_A7A_CNTV_CTL_Set:
CP15_SET CRN=C14 OP1=0 CRM=C3 OP2=1
/* Timer PL2 control register */
__RME_A7A_CNTHCTL_Set:
CP15_SET CRN=C14 OP1=4 CRM=C1 OP2=0
/* PL2 physical timer value register */
__RME_A7A_CNTHP_TVAL_Set:
CP15_SET CRN=C14 OP1=4 CRM=C2 OP2=0
/* PL2 physical timer control register */
__RME_A7A_CNTHP_CTL_Set:
CP15_SET CRN=C14 OP1=4 CRM=C2 OP2=1
/* End Function:__RME_A7A_XXXX_Set ******************************************/
/* Function:__RME_A7A_XXXX_DW_Set ********************************************
Description : Set the XXXX register of the CPU. These registers must be written
with MCRR instruction, and are all 64-bit double words.
Input : rme_ptr_t R0 - The lower bits.
rme_ptr_t R1 - The higher bits.
Output : None.
Return : None.
******************************************************************************/
/* PL1 physical timer compare value register */
__RME_A7A_CNTP_CVAL_DW_Set:
CP15_SET_DOUBLE CRM=C14 OP=2
/* Virtual timer compare value register */
__RME_A7A_CNTV_CVAL_DW_Set:
CP15_SET_DOUBLE CRM=C14 OP=3
/* Virtual offset register */
__RME_A7A_CNTVOFF_DW_Set:
CP15_SET_DOUBLE CRM=C14 OP=4
/* L2 physical timer compare value register */
__RME_A7A_CNTHP_CVAL_DW_Set:
CP15_SET_DOUBLE CRM=C14 OP=6
/* End Function:__RME_A7A_XXXX_DW_Set ***************************************/
/* Function:__RME_A7A_Comp_Swap **********************************************
Description : The compare-and-swap atomic instruction. If the Old value is equal to
*Ptr, then set the *Ptr as New and return 1; else return 0.
This implementation is optimal on Cortex-A. Many compilers will generate
the equivalent of this.
It is easily notable that this operation is no longer predictable
Input : ptr_t* Ptr - The pointer to the data.
ptr_t Old - The old value.
ptr_t New - The new value.
Output : ptr_t* Ptr - The pointer to the data.
Return : ptr_t - If successful, 1; else 0.
******************************************************************************/
/*__RME_A7A_Comp_Swap:
DMB SY
LDREX R3,[R0]
CMP R3,R1
BNE __RME_A7A_Comp_Swap_Fail
STREX R3,R2,[R0]
CMP R3,#0x00
BNE __RME_A7A_Comp_Swap
MOV R0,#0x01
DMB SY
BX LR*/
/*__RME_A7A_Comp_Swap_Fail:
CLREX
MOV R0,#0x00
BX LR*/
/* End Function:__RME_A7A_Comp_Swap *****************************************/
/* Function:__RME_A7A_Fetch_Add **********************************************
Description : The fetch-and-add atomic instruction. Increase the value that is
pointed to by the pointer, and return the value before addition.
On ARM, the R12 is also a scratch register that we can use.
Input : ptr_t* Ptr - The pointer to the data.
cnt_t Addend - The number to add.
Output : ptr_t* Ptr - The pointer to the data.
Return : ptr_t - The value before the addition.
******************************************************************************/
__RME_A7A_Fetch_Add:
LDREX R2,[R0]
ADD R3,R2,R1
STREX R12,R3,[R0]
CMP R12,#0x00
BNE __RME_A7A_Fetch_Add
MOV R0,R2
BX LR
/* End Function:__RME_A7A_Fetch_Add *****************************************/
/* Function:__RME_A7A_Fetch_And **********************************************
Description : The fetch-and-logic-and atomic instruction. Logic AND the pointer
value with the operand, and return the value before logic AND.
Input : ptr_t* Ptr - The pointer to the data.
cnt_t Operand - The number to logic AND with the destination.
Output : ptr_t* Ptr - The pointer to the data.
Return : ptr_t - The value before the AND operation.
******************************************************************************/
__RME_A7A_Fetch_And:
LDREX R2,[R0]
AND R3,R2,R1
STREX R12,R3,[R0]
CMP R12,#0x00
BNE __RME_A7A_Fetch_Add
MOV R0,R2
BX LR
/* End Function:__RME_A7A_Fetch_And *****************************************/
/* Function:__RME_A7A_Read_Acquire *******************************************
Description : The read-acquire memory fence, to avoid read/write reorderings.
Input : rme_ptr_t* R0 - Address to read from.
Output : None.
Return : None.
******************************************************************************/
__RME_A7A_Read_Acquire:
LDR R0,[R0]
DMB
BX LR
/* End Function:__RME_A7A_Read_Acquire **************************************/
/* Function:__RME_A7A_Write_Release ******************************************
Description : The write-release memory fence, to avoid read/write reorderings.
Input : rme_ptr_t* R0 - Address to write to.
rme_ptr_t R1 - Content to write to the address.
Output : None.
Return : None.
******************************************************************************/
__RME_A7A_Write_Release:
DMB
STR R1,[R0]
BX LR
/* End Function:__RME_A7A_Write_Release *************************************/
/* Function:__RME_Int_Disable *************************************************
Description : The function for disabling all interrupts.
Input : None.
Output : None.
Return : None.
******************************************************************************/
__RME_Int_Disable:
CPSID I
BX LR
/* End Function:__RME_Int_Disable ********************************************/
/* Function:__RME_Int_Enable **************************************************
Description : The function for enabling all interrupts.
Input : None.
Output : None.
Return : None.
******************************************************************************/
__RME_Int_Enable:
CPSIE I
BX LR
/* End Function:__RME_Int_Enable *********************************************/
/* Function:__RME_A7A_Halt ***************************************************
Description : Wait until a new interrupt comes, to save power.
Input : None.
Output : None.
Return : None.
******************************************************************************/
__RME_A7A_Halt:
/* Wait for interrupt */
WFI
BX LR
/* End Function:__RME_A7A_Halt **********************************************/
/* Function:_RME_Kmain ********************************************************
Description : The entry address of the kernel. Never returns.
Input : ptr_t Stack - The stack address to set SP to.
Output : None.
Return : None.
******************************************************************************/
_RME_Kmain:
MOV R0,SP
BL RME_Kmain
/* End Function:_RME_Kmain ***************************************************/
/* Function:__RME_A7A_MSB_Get ************************************************
Description : Get the MSB of the word. The kernel is guaranteed not to call this
function with a zero word, so we don't need to handle this edge case
actually.
Input : ptr_t Val - The value.
Output : None.
Return : ptr_t - The MSB position.
******************************************************************************/
__RME_A7A_MSB_Get:
CLZ R1,R0
MOV R0,#31
SUB R0,R1
BX LR
/* End Function:__RME_A7A_MSB_Get *******************************************/
/* Function:__RME_User_Enter *********************************************
Description : Entering of the user mode, after the system finish its preliminary
booting. The function shall never return. This function should only
be used to boot the first process in the system.
Note that ARMv7 alone does not support VE instructions, hence no MSR
_usr, etc instructions are available. UDIV is not mandatory in base V7
thus Cortex-A7 actually supports MORE than Cortex-A9.
LDM cannot change base register by "!" when accessing user registers.
Even user-level SP cannot appear in list when exception returning
with kernel-level SP (!).
Input : ptr_t Entry - The user execution startpoint.
ptr_t Stack - The user stack.
ptr_t CPUID - The CPUID.
Output : None.
Return : None.
******************************************************************************/
__RME_User_Enter:
PUSH {R0}
PUSH {R1}
MOV R0,R2
/* Prepare the SPSR for user-level */
LDR R2,=0x600F0010
MSR SPSR_cxsf,R2
/* Exception return as well as restoring user-level SP and PC */
MOV R2,SP
LDMIA R2,{SP}^
ADD SP,R2,#0x04
LDMIA SP!,{PC}^
/* End Function:__RME_User_Enter ****************************************/
/* Function:Reset_Handler *****************************************************
Description : The reset handler routine. This is not used in ARM, and is thus
a dead loop.
Input : None.
Output : None.
Return : None.
******************************************************************************/
Reset_Handler:
Unused_Handler:
B .
/* End Function:Reset_Handler ************************************************/
/* Function:Undefined_Handler *************************************************
Description : The undefined instruction handler routine.
Input : None.
Output : None.
Return : None.
******************************************************************************/
/* Save all general-purpose registers */
.macro SAVE_GP_REGS
/* Save user-mode PC */
PUSH {LR}
/* Save user-mode SP and LR */
STMDB SP,{SP,LR}^
SUB SP,SP,#0x08
/* Save user-mode general-purpose registers */
PUSH {R0-R12}
/* Save user-mode PSR */
MRS R0,SPSR
PUSH {R0}
MOV R0,SP
.endm
/* Restore all general-purpose registers */
.macro RESTORE_GP_REGS
/* Restore user-mode PSR */
POP {R0}
MSR SPSR_cxsf,R0
/* Restore user-mode general purpose registers */
POP {R0-R12}
/* Restore user-mode SP and LR */
LDMIA SP,{SP,LR}^
ADD SP,SP,#0x08
/* Restore user-mode PC */
LDMIA SP!,{PC}^
.endm
Undefined_Handler:
SAVE_GP_REGS
BL __RME_A7A_Undefined_Handler
RESTORE_GP_REGS
/* End Function:Undefined_Handler ********************************************/
/* Function:Prefetch_Abort_Handler ********************************************
Description : The prefetch abort handler routine.
Input : None.
Output : None.
Return : None.
******************************************************************************/
Prefetch_Abort_Handler:
SAVE_GP_REGS
BL __RME_A7A_Prefetch_Abort_Handler
RESTORE_GP_REGS
/* End Function:Prefetch_Abort_Handler ***************************************/
/* Function:Data_Abort_Handler ************************************************
Description : The data abort handler routine.
Input : None.
Output : None.
Return : None.
******************************************************************************/
Data_Abort_Handler:
SAVE_GP_REGS
BL __RME_A7A_Data_Abort_Handler
RESTORE_GP_REGS
/* End Function:Data_Abort_Handler *******************************************/
/* Function:SVC_Handler *******************************************************
Description : The SVC handler routine.
Input : None.
Output : None.
Return : None.
******************************************************************************/
SVC_Handler:
SAVE_GP_REGS
BL _RME_Svc_Handler
RESTORE_GP_REGS
/* End Function:SVC_Handler **************************************************/
/* Function:IRQ_Handler *******************************************************
Description : The IRQ handler routine.
Input : None.
Output : None.
Return : None.
******************************************************************************/
IRQ_Handler:
//LDR R0,=0x41210000
//LDR R1,=0x55555555
// STR R1,[R0]
// B .
SAVE_GP_REGS
BL __RME_A7A_IRQ_Handler
RESTORE_GP_REGS
/* End Function:IRQ_Handler **************************************************/
/* Function:FIQ_Handler *******************************************************
Description : The FIQ handler routine. Different from other routines, this routine
will not call a C function, but should be supplied by the user him/
herself. It is the user's responsibility to fill in anything he/she
wants.
Input : None.
Output : None.
Return : None.
******************************************************************************/
FIQ_Handler:
B .
.ltorg
/* End Function:FIQ_Handler **************************************************/
/* End Of File ***************************************************************/
/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
|
zhitian111/WaterOS
| 7,715
|
src/asm/riscv/wateros_platform_riscv64_gcc.S
|
/* 该文件中存储而是 RISC-V 64 架构下的操作系统启动前的准备工作的代码，
包括设置栈指针、设置页表、调用 Rust 程序的入口函数等。 */
/* 段定义: .text.entry */
.section .text.entry
/* 符号导出 */
.globl _start
.globl boot_stack_lower_bound
.globl boot_stack_top
.global sigreturn_trampoline
.global setup_vm
/* 系统宏定义 */
#define STACK_SIZE_LOG2 16
#define STACK_SIZE (1 << STACK_SIZE_LOG2)
#define UART_BASE 0x10000000
#define UART_VIRT_BASE 0x10000000
.equ KERNEL_OFFSET, 0xffffffc000000000 // 内核空间的起始地址
/*
* 操作系统的入口函数，这个函数执行以下操作：
* 1. 设置栈指针
* 2. 设置页表
* 3. 调用 Rust 程序的入口函数
*/
_start:
// 输出提示信息
li t0, UART_BASE
call boot_info_prefix
li t1, 'B'
sb t1, 0(t0)
li t1, 'o'
sb t1, 0(t0)
li t1, 'o'
sb t1, 0(t0)
li t1, 't'
sb t1, 0(t0)
li t1, ' '
sb t1, 0(t0)
li t1, 'S'
sb t1, 0(t0)
li t1, 't'
sb t1, 0(t0)
li t1, 'a'
sb t1, 0(t0)
li t1, 'r'
sb t1, 0(t0)
li t1, 't'
sb t1, 0(t0)
li t1, '!'
sb t1, 0(t0)
li t1, '\n'
sb t1, 0(t0)
li t1, '\r'
sb t1, 0(t0)
// 获取核心编号
// csrr t0, mhartid
mv t0, a0 // 保存核心编号到 t0 (opensbi启动时传入a0寄存器)
bnez t0, park_core // 如果是核心 0，则进入休眠状态，等待其他核心启动
mv tp, t0
// 设置栈指针, 每个核心分配一个 kstack
// t0 = hart id
// pc = 0x00200000
slli a0, t0, STACK_SIZE_LOG2 // 左移 16 位，得到每个核心的栈大小 (2^16 = 64KB)
// 获取栈顶地址
la sp, boot_stack_top
// 设置栈底地址
sub sp, sp, t0 // sp = stack top - hart_id * stack_size
// 设置SUM (Supervisor User Memory)位，允许内核和用户模式访问相同的内存
csrr a0, sstatus // 读取sstatus寄存器
li a2, 1<<18 // 设置SUM位
or a0, a0, a2 // 使能SUM位
csrw sstatus, a0 // 写入sstatus寄存器
j setup_vm
entry_rust:
// 跳转到 Rust 程序的入口函数
// la ra, rust_main /* 正确加载地址 */
// 输出提示信息
li t0, UART_VIRT_BASE
call boot_info_prefix
li t1, 'R'
sb t1, 0(t0)
li t1, 'u'
sb t1, 0(t0)
li t1, 's'
sb t1, 0(t0)
li t1, 't'
sb t1, 0(t0)
li t1, 'i'
sb t1, 0(t0)
li t1, 'n'
sb t1, 0(t0)
li t1, 'g'
sb t1, 0(t0)
li t1, '!'
sb t1, 0(t0)
li t1, '\n'
sb t1, 0(t0)
li t1, '\r'
// lui ra, %hi(rust_main)
// jalr ra /* 跳转 */
call rust_main // 调用 Rust 程序的入口函数
// call rust_main
// call rust_main
park_core:
wfi
j park_core
/*
* 设置页表
* 这个函数的作用是设置页表，将内核空间映射到物理地址 0x80000000
*/
setup_vm:
// since the base addr is 0xffff_ffc0_0020_0000
// 设置页表寄存器satp
/*63 60 59 44 43 0
* ---------------------------------------------------------------------
*| MODE | ASID | PPN |
* ---------------------------------------------------------------------
*/
/*RV 64
* ----------------------------------------------------------
* | Value | Name | Description |
* |----------------------------------------------------------|
* | 0 | Bare | No translation or protection |
* | 1 - 7 | --- | Reserved for standard use |
* | 8 | Sv39 | Page-based 39 bit virtual addressing | <-- 我们使用的mode
* | 9 | Sv48 | Page-based 48 bit virtual addressing |
* | 10 | Sv57 | Page-based 57 bit virtual addressing |
* | 11 | Sv64 | Page-based 64 bit virtual addressing |
* | 12 - 13 | --- | Reserved for standard use |
* | 14 - 15 | --- | Reserved for standard use |
* -----------------------------------------------------------
*/
la ra, UART_BASE
li t1, '['
sb t1, 0(ra)
li t1, ' '
sb t1, 0(ra)
li t1, 'B'
sb t1, 0(ra)
li t1, 'o'
sb t1, 0(ra)
li t1, 'o'
sb t1, 0(ra)
li t1, 't'
sb t1, 0(ra)
li t1, ' '
sb t1, 0(ra)
li t1, ']'
sb t1, 0(ra)
li t1, '\t'
sb t1, 0(ra)
li t1, 'B'
sb t1, 0(ra)
li t1, 'o'
sb t1, 0(ra)
li t1, 'o'
sb t1, 0(ra)
li t1, 't'
sb t1, 0(ra)
li t1, ' '
sb t1, 0(ra)
li t1, 'P'
sb t1, 0(ra)
li t1, 'a'
sb t1, 0(ra)
li t1, 'g'
sb t1, 0(ra)
li t1, 'e'
sb t1, 0(ra)
li t1, 't'
sb t1, 0(ra)
li t1, 'a'
sb t1, 0(ra)
li t1, 'b'
sb t1, 0(ra)
li t1, 'l'
sb t1, 0(ra)
li t1, 'e'
sb t1, 0(ra)
li t1, '!'
sb t1, 0(ra)
li t1, '\n'
sb t1, 0(ra)
li t1, '\r'
sb t1, 0(ra)
la t0, boot_pagetable // 内核启动时的页表物理地址
li t1, 0x0000008FFFFFFFFF
and t0, t0, t1 // 虚拟地址转物理地址
srli t0, t0, 12 // 右移 12 位，得到PNN
li t1, 8 // 设置MODE段为8, 表示SV39页表格式
slli t1, t1, 60 // 左移 60 位，得到页表项格式
or t0, t0, t1 // 合并PNN和页表项格式
csrw satp, t0 // 写入页表寄存器
// 刷新TLB
sfence.vma
sfence.vma
sfence.vma
la ra, entry_rust
jr ra
/*
* 打印寄存器内容
* 这个函数的作用是打印寄存器a0的内容，用于调试
* 这个函数遵循标准调用约定，参数a0是需要打印的寄存器，会破坏a0-a4寄存器的值
* 仅在未开启MMU的时候有效
*/
print_register:
li a3, 64
print_a_bit:
li a4, UART_BASE
li a1, 0x8000000000000000
and a2, a0, a1
srli a2, a2, 63
add a2, a2, '0'
sb a2, 0(a4)
slli a0, a0, 1
addi a3, a3, -1
bnez a3, print_a_bit
li a2, '\n'
sb a2, 0(a4)
ret
boot_info_prefix:
li t0, UART_BASE
li t1, '['
sb t1, 0(t0)
li t1, ' '
sb t1, 0(t0)
li t1, 'B'
sb t1, 0(t0)
li t1, 'o'
sb t1, 0(t0)
li t1, 'o'
sb t1, 0(t0)
li t1, 't'
sb t1, 0(t0)
li t1, ' '
sb t1, 0(t0)
li t1, ']'
sb t1, 0(t0)
li t1, '\t'
sb t1, 0(t0)
ret
.section .bss.stack
.align 12
boot_stack_lower_bound:
.space 4096 * 16 * 8 // 8 CPUS at most
/*
* 位于.data 段的符号，表明系统栈区的栈顶地址
*/
boot_stack_top:
/*
* 内核启动时使用的页表的起始地址定义
* 使用SV39页表格式
*/
/* L2 根页表 */
.section .text
.align 12
boot_pagetable:
/*63 54 53 28 27 19 18 10 9 8 7 6 5 4 3 2 1 0
* -----------------------------------------------------------------------
*| Reserved | PPN[2] | PPN[1] | PPN[0] | RSW |D|A|G|U|X|W|R|V|
* -----------------------------------------------------------------------
* | | | | | | | | |
* | | | | | | | | `---- V - Valid
* | | | | | | | `------ R - Readable
* | | | | | | `-------- W - Writable
* | | | | | `---------- X - Executable
* | | | | `------------ U - User
* | | | `-------------- G - Global
* | | `---------------- A - Accessed
* | `------------------ D - Dirty (0 in page directory)
* `---------------------- Reserved for supervisor software
*/
/* L2 根页表（单级，1GB 巨页） */
// L2[0]: 1GB 巨页 恒等映射, 内核空间
.quad (0x00000000 >> 30 << 28) | 0xCF
// L2[1]: 1GB 巨页 恒等映射, 内核空间
.quad (0x40000000 >> 30 << 28) | 0xCF
// L2[2]: 1GB 巨页 恒等映射, 内核空间
.quad (0x80000000 >> 30 << 28) | 0xCF
// L2[3]: 1GB 巨页 0xC0000000->0x80000000, 用户空间
.quad (0x80000000 >> 30 << 28) | 0x1F
// 填充L2[4]到L2[98]
.zero 8 * 254
// L2[258]: 1GB 巨页 映射到内核空间
.quad (0x80000000 >> 30 << 28) | 0xCF
// 填充剩余表项
.zero 8
.section .text.trampoline
.align 12
/*
* 信号处理函数的中断陷阱
* 这个函数的作用是将控制权转移到 Rust 程序的信号处理函数中
* 也可以用来测试ecall指令的功能
*/
sigreturn_trampoline:
li a7,139
ecall
|
ZhiyuanSue/Component-Microkernel
| 1,598
|
modules/axhal/linker.lds.S
|
OUTPUT_ARCH(%ARCH%)
BASE_ADDRESS = %KERNEL_BASE%;
ENTRY(_start)
SECTIONS
{
. = BASE_ADDRESS;
_skernel = .;
.text : ALIGN(4K) {
_stext = .;
*(.text.boot)
*(.text .text.*)
. = ALIGN(4K);
_etext = .;
}
.rodata : ALIGN(4K) {
_srodata = .;
*(.rodata .rodata.*)
*(.srodata .srodata.*)
*(.sdata2 .sdata2.*)
. = ALIGN(4K);
_erodata = .;
}
.data : ALIGN(4K) {
_sdata = .;
*(.data.boot_page_table)
. = ALIGN(4K);
*(.data .data.*)
*(.sdata .sdata.*)
*(.got .got.*)
}
.tdata : ALIGN(0x10) {
_stdata = .;
*(.tdata .tdata.*)
_etdata = .;
}
.tbss : ALIGN(0x10) {
_stbss = .;
*(.tbss .tbss.*)
*(.tcommon)
_etbss = .;
}
. = ALIGN(4K);
_percpu_start = .;
.percpu 0x0 : AT(_percpu_start) {
_percpu_load_start = .;
*(.percpu .percpu.*)
_percpu_load_end = .;
. = ALIGN(64);
_percpu_size_aligned = .;
. = _percpu_load_start + _percpu_size_aligned * %SMP%;
}
. = _percpu_start + SIZEOF(.percpu);
_percpu_end = .;
. = ALIGN(4K);
_edata = .;
.bss : ALIGN(4K) {
boot_stack = .;
*(.bss.stack)
. = ALIGN(4K);
boot_stack_top = .;
_sbss = .;
*(.bss .bss.*)
*(.sbss .sbss.*)
*(COMMON)
. = ALIGN(4K);
_ebss = .;
}
_ekernel = .;
/DISCARD/ : {
*(.comment) *(.gnu*) *(.note*) *(.eh_frame*)
}
}
|
ZhiyuanSue/Component-Microkernel
| 4,307
|
modules/axhal/src/platform/x86_pc/multiboot.S
|
# Bootstrapping from 32-bit with the Multiboot specification.
# See https://www.gnu.org/software/grub/manual/multiboot/multiboot.html
.section .text.boot
.code32
.global _start
_start:
mov edi, eax # arg1: magic: 0x2BADB002
mov esi, ebx # arg2: multiboot info
jmp bsp_entry32
.balign 4
.type multiboot_header, STT_OBJECT
multiboot_header:
.int {mb_hdr_magic} # magic: 0x1BADB002
.int {mb_hdr_flags} # flags
.int -({mb_hdr_magic} + {mb_hdr_flags}) # checksum
.int multiboot_header - {offset} # header_addr
.int _skernel - {offset} # load_addr
.int _edata - {offset} # load_end
.int _ebss - {offset} # bss_end_addr
.int _start - {offset} # entry_addr
# Common code in 32-bit, prepare states to enter 64-bit.
.macro ENTRY32_COMMON
# set data segment selectors
mov ax, 0x18
mov ss, ax
mov ds, ax
mov es, ax
mov fs, ax
mov gs, ax
# set PAE, PGE bit in CR4
mov eax, {cr4}
mov cr4, eax
# load the temporary page table
lea eax, [.Ltmp_pml4 - {offset}]
mov cr3, eax
# set LME, NXE bit in IA32_EFER
mov ecx, {efer_msr}
mov edx, 0
mov eax, {efer}
wrmsr
# set protected mode, write protect, paging bit in CR0
mov eax, {cr0}
mov cr0, eax
.endm
# Common code in 64-bit
.macro ENTRY64_COMMON
# clear segment selectors
xor ax, ax
mov ss, ax
mov ds, ax
mov es, ax
mov fs, ax
mov gs, ax
.endm
.code32
bsp_entry32:
lgdt [.Ltmp_gdt_desc - {offset}] # load the temporary GDT
ENTRY32_COMMON
ljmp 0x10, offset bsp_entry64 - {offset} # 0x10 is code64 segment
.code32
.global ap_entry32
ap_entry32:
ENTRY32_COMMON
ljmp 0x10, offset ap_entry64 - {offset} # 0x10 is code64 segment
.code64
bsp_entry64:
ENTRY64_COMMON
# set RSP to boot stack
movabs rsp, offset {boot_stack}
add rsp, {boot_stack_size}
# call rust_entry(magic, mbi)
movabs rax, offset {entry}
call rax
jmp .Lhlt
.code64
ap_entry64:
ENTRY64_COMMON
# set RSP to high address (already set in ap_start.S)
mov rax, {offset}
add rsp, rax
# call rust_entry_secondary(magic)
mov rdi, {mb_magic}
movabs rax, offset {entry_secondary}
call rax
jmp .Lhlt
.Lhlt:
hlt
jmp .Lhlt
.section .rodata
.balign 8
.Ltmp_gdt_desc:
.short .Ltmp_gdt_end - .Ltmp_gdt - 1 # limit
.long .Ltmp_gdt - {offset} # base
.section .data
.balign 16
.Ltmp_gdt:
.quad 0x0000000000000000 # 0x00: null
.quad 0x00cf9b000000ffff # 0x08: code segment (base=0, limit=0xfffff, type=32bit code exec/read, DPL=0, 4k)
.quad 0x00af9b000000ffff # 0x10: code segment (base=0, limit=0xfffff, type=64bit code exec/read, DPL=0, 4k)
.quad 0x00cf93000000ffff # 0x18: data segment (base=0, limit=0xfffff, type=32bit data read/write, DPL=0, 4k)
.Ltmp_gdt_end:
.balign 4096
.Ltmp_pml4:
# 0x0000_0000 ~ 0xffff_ffff
.quad .Ltmp_pdpt_low - {offset} + 0x3 # PRESENT | WRITABLE | paddr(tmp_pdpt)
.zero 8 * 510
# 0xffff_ff80_0000_0000 ~ 0xffff_ff80_ffff_ffff
.quad .Ltmp_pdpt_high - {offset} + 0x3 # PRESENT | WRITABLE | paddr(tmp_pdpt)
# FIXME: may not work on macOS using hvf as the CPU does not support 1GB page (pdpe1gb)
.Ltmp_pdpt_low:
.quad 0x0000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x0)
.quad 0x40000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x4000_0000)
.quad 0x80000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x8000_0000)
.quad 0xc0000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0xc000_0000)
.zero 8 * 508
.Ltmp_pdpt_high:
.quad 0x0000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x0)
.quad 0x40000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x4000_0000)
.quad 0x80000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x8000_0000)
.quad 0xc0000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0xc000_0000)
.zero 8 * 508
|
ZhiyuanSue/Component-Microkernel
| 1,965
|
modules/axhal/src/platform/x86_pc/ap_start.S
|
# Boot application processors into the protected mode.
# Each non-boot CPU ("AP") is started up in response to a STARTUP
# IPI from the boot CPU. Section B.4.2 of the Multi-Processor
# Specification says that the AP will start in real mode with CS:IP
# set to XY00:0000, where XY is an 8-bit value sent with the
# STARTUP. Thus this code must start at a 4096-byte boundary.
#
# Because this code sets DS to zero, it must sit
# at an address in the low 2^16 bytes.
.equ pa_ap_start32, ap_start32 - ap_start + {start_page_paddr}
.equ pa_ap_gdt, .Lap_tmp_gdt - ap_start + {start_page_paddr}
.equ pa_ap_gdt_desc, .Lap_tmp_gdt_desc - ap_start + {start_page_paddr}
.equ stack_ptr, {start_page_paddr} + 0xff0
.equ entry_ptr, {start_page_paddr} + 0xff8
# 0x6000
.section .text
.code16
.p2align 12
.global ap_start
ap_start:
cli
wbinvd
xor ax, ax
mov ds, ax
mov es, ax
mov ss, ax
mov fs, ax
mov gs, ax
# load the 64-bit GDT
lgdt [pa_ap_gdt_desc]
# switch to protected-mode
mov eax, cr0
or eax, (1 << 0)
mov cr0, eax
# far jump to 32-bit code. 0x8 is code32 segment selector
ljmp 0x8, offset pa_ap_start32
.code32
ap_start32:
mov esp, [stack_ptr]
mov eax, [entry_ptr]
jmp eax
.balign 8
# .type multiboot_header, STT_OBJECT
.Lap_tmp_gdt_desc:
.short .Lap_tmp_gdt_end - .Lap_tmp_gdt - 1 # limit
.long pa_ap_gdt # base
.balign 16
.Lap_tmp_gdt:
.quad 0x0000000000000000 # 0x00: null
.quad 0x00cf9b000000ffff # 0x08: code segment (base=0, limit=0xfffff, type=32bit code exec/read, DPL=0, 4k)
.quad 0x00af9b000000ffff # 0x10: code segment (base=0, limit=0xfffff, type=64bit code exec/read, DPL=0, 4k)
.quad 0x00cf93000000ffff # 0x18: data segment (base=0, limit=0xfffff, type=32bit data read/write, DPL=0, 4k)
.Lap_tmp_gdt_end:
# 0x7000
.p2align 12
.global ap_end
ap_end:
|
ZhiyuanSue/Component-Microkernel
| 1,505
|
modules/axhal/src/arch/x86_64/trap.S
|
.equ NUM_INT, 256
.altmacro
.macro DEF_HANDLER, i
.Ltrap_handler_\i:
.if \i == 8 || (\i >= 10 && \i <= 14) || \i == 17
# error code pushed by CPU
push \i # interrupt vector
jmp .Ltrap_common
.else
push 0 # fill in error code in TrapFrame
push \i # interrupt vector
jmp .Ltrap_common
.endif
.endm
.macro DEF_TABLE_ENTRY, i
.quad .Ltrap_handler_\i
.endm
.section .text
.code64
_trap_handlers:
.set i, 0
.rept NUM_INT
DEF_HANDLER %i
.set i, i + 1
.endr
.Ltrap_common:
test byte ptr [rsp + 3 * 8], 3 # swap GS if it comes from user space
jz 1f
swapgs
1:
push r15
push r14
push r13
push r12
push r11
push r10
push r9
push r8
push rdi
push rsi
push rbp
push rbx
push rdx
push rcx
push rax
mov rdi, rsp
call x86_trap_handler
pop rax
pop rcx
pop rdx
pop rbx
pop rbp
pop rsi
pop rdi
pop r8
pop r9
pop r10
pop r11
pop r12
pop r13
pop r14
pop r15
test byte ptr [rsp + 3 * 8], 3 # swap GS back if return to user space
jz 2f
swapgs
2:
add rsp, 16 # pop vector, error_code
iretq
.section .rodata
.global trap_handler_table
trap_handler_table:
.set i, 0
.rept NUM_INT
DEF_TABLE_ENTRY %i
.set i, i + 1
.endr
|
zhanhc21/2024_spring_OS_RCORE
| 2,008
|
os/src/trap/trap.S
|
.altmacro
.macro SAVE_GP n
sd x\n, \n*8(sp)
.endm
.macro LOAD_GP n
ld x\n, \n*8(sp)
.endm
.section .text.trampoline
.globl __alltraps
.globl __restore
.align 2
__alltraps:
csrrw sp, sscratch, sp
# now sp->*TrapContext in user space, sscratch->user stack
# save other general purpose registers
sd x1, 1*8(sp)
# skip sp(x2), we will save it later
sd x3, 3*8(sp)
# skip tp(x4), application does not use it
# save x5~x31
.set n, 5
.rept 27
SAVE_GP %n
.set n, n+1
.endr
# we can use t0/t1/t2 freely, because they have been saved in TrapContext
csrr t0, sstatus
csrr t1, sepc
sd t0, 32*8(sp)
sd t1, 33*8(sp)
# read user stack from sscratch and save it in TrapContext
csrr t2, sscratch
sd t2, 2*8(sp)
# load kernel_satp into t0
ld t0, 34*8(sp)
# load trap_handler into t1
ld t1, 36*8(sp)
# move to kernel_sp
ld sp, 35*8(sp)
# switch to kernel space
csrw satp, t0
sfence.vma
# jump to trap_handler
jr t1
__restore:
# a0: *TrapContext in user space(Constant); a1: user space token
# switch to user space
csrw satp, a1
sfence.vma
csrw sscratch, a0
mv sp, a0
# now sp points to TrapContext in user space, start restoring based on it
# restore sstatus/sepc
ld t0, 32*8(sp)
ld t1, 33*8(sp)
csrw sstatus, t0
csrw sepc, t1
# restore general purpose registers except x0/sp/tp
ld x1, 1*8(sp)
ld x3, 3*8(sp)
.set n, 5
.rept 27
LOAD_GP %n
.set n, n+1
.endr
# back to user stack
ld sp, 2*8(sp)
sret
.section .data
# emergency stack for kernel trap
# in order to print trap info even if the kernel stack is corrupted.
__emergency:
.align 4
.space 1024 * 4
__emergency_end:
.section .text
.globl __trap_from_kernel
# 2^2=4 bytes aligned for stvec
.align 2
__trap_from_kernel:
la sp, __emergency_end
j trap_from_kernel
|
zhitian111/WaterOS
| 61,996
|
references/rme_platform_a7a_gcc.s
|
/******************************************************************************
Filename : platform_A7A_asm.s
Author : pry
Date : 19/01/2017
Description : The Cortex-A (ARMv7) assembly support of the RME RTOS.
We don't seek to support AFE or TRE on this architecture for RME.
This is because some processors does not implement these two features
correctly and even the ARM errata does not contain these info. There
are 3rd-party implementations that are not guaranteed to have these
features as well. To be safe, we are only using what everyone else
is using.
We also rely on the U-boot for errata fixing.
******************************************************************************/
/* The ARMv7 Cortex-A Architecture ********************************************
Sys/User FIQ Supervisor(SVC) Abort IRQ Undefined
R0 R0 R0 R0 R0 R0
R1 R1 R1 R1 R1 R1
R2 R2 R2 R2 R2 R2
R3 R3 R3 R3 R3 R3
R4 R4 R4 R4 R4 R4
R5 R5 R5 R5 R5 R5
R6 R6 R6 R6 R6 R6
R7 R7 R7 R7 R7 R7
R8 R8_F R8 R8 R8 R8
R9 R9_F R9 R9 R9 R9
R10 R10_F R10 R10 R10 R10
R11 R11_F R11 R11 R11 R11
R12 R12_F R12 R12 R12 R12
SP SP_F SP_S SP_A SP_I SP_U
LR LR_F LR_S LR_A LR_I LR_U
PC PC PC PC PC PC
---------------------------------------------------------------
CPSR CPSR CPSR CPSR CPSR CPSR
SPSR_F SPSR_S SPSR_A SPSR_I SPSR_U
11111/10000 10001 10011 10111 10010 11011
---------------------------------------------------------------
R0-R7 : General purpose registers that are accessible
R8-R12 : General purpose regsisters that are not accessible by 16-bit thumb
R13 : SP, Stack pointer
R14 : LR, Link register
R15 : PC, Program counter
CPSR : Program status word
SPSR : Banked program status word
The ARM Cortex-A also include various FPU implementations.
******************************************************************************/
/* CP15 Macros ***************************************************************/
.macro CP15_GET_INIT CRN OP1 CRM OP2
MRC P15,\OP1,R0,\CRN,\CRM,\OP2
.endm
.macro CP15_GET CRN OP1 CRM OP2
MRC P15,\OP1,R0,\CRN,\CRM,\OP2
BX LR
.endm
.macro CP15_GET_DOUBLE CRM OP
MRRC P15,\OP,R2,R3,\CRM
STR R2,[R0]
STR R3,[R1]
BX LR
.endm
.macro CP15_SET_INIT CRN OP1 CRM OP2
MCR P15,\OP1,R0,\CRN,\CRM,\OP2
.endm
.macro CP15_SET CRN OP1 CRM OP2
MCR P15,\OP1,R0,\CRN,\CRM,\OP2
BX LR
.endm
.macro CP15_SET_DOUBLE CRM OP
MCRR P15,\OP,R0,R0,\CRM
BX LR
.endm
/* End CP15 Macros ***********************************************************/
/* Export ********************************************************************/
/* Disable all interrupts */
.global __RME_Int_Disable
/* Enable all interrupts */
.global __RME_Int_Enable
/* Atomic compare and exchange */
.global __RME_A7A_Comp_Swap
/* Atomic add */
.global __RME_A7A_Fetch_Add
/* Atomic and */
.global __RME_A7A_Fetch_And
/* Read acquire/Write release for Cortex-A (ARMv7) */
.global __RME_A7A_Read_Acquire
.global __RME_A7A_Write_Release
/* Get the MSB in a word */
.global __RME_A7A_MSB_Get
/* Kernel main function wrapper */
.global _RME_Kmain
/* Entering of the user mode */
.global __RME_User_Enter
/* A7A specific stuff */
/* HALT processor to wait for interrupt */
.global __RME_A7A_Halt
/* Load page table */
.global __RME_A7A_Pgt_Set
/* Get register values */
.global __RME_A7A_CPSR_Get
.global __RME_A7A_SPSR_Get
/* C0 */
.global __RME_A7A_MIDR_Get
.global __RME_A7A_CTR_Get
.global __RME_A7A_TCMTR_Get
.global __RME_A7A_TLBTR_Get
.global __RME_A7A_MPIDR_Get
.global __RME_A7A_REVIDR_Get
.global __RME_A7A_ID_PFR0_Get
.global __RME_A7A_ID_PFR1_Get
.global __RME_A7A_ID_DFR0_Get
.global __RME_A7A_ID_AFR0_Get
.global __RME_A7A_ID_MMFR0_Get
.global __RME_A7A_ID_MMFR1_Get
.global __RME_A7A_ID_MMFR2_Get
.global __RME_A7A_ID_MMFR3_Get
.global __RME_A7A_ID_ISAR0_Get
.global __RME_A7A_ID_ISAR1_Get
.global __RME_A7A_ID_ISAR2_Get
.global __RME_A7A_ID_ISAR3_Get
.global __RME_A7A_ID_ISAR4_Get
.global __RME_A7A_ID_ISAR5_Get
.global __RME_A7A_ID_CCSIDR_Get
.global __RME_A7A_ID_CLIDR_Get
.global __RME_A7A_ID_AIDR_Get
.global __RME_A7A_ID_CSSELR_Get
.global __RME_A7A_ID_VPIDR_Get
.global __RME_A7A_ID_VMPIDR_Get
/* C1 */
.global __RME_A7A_SCTLR_Get
.global __RME_A7A_ACTLR_Get
.global __RME_A7A_CPACR_Get
.global __RME_A7A_SCR_Get
.global __RME_A7A_SDER_Get
.global __RME_A7A_NSACR_Get
.global __RME_A7A_HSCTLR_Get
.global __RME_A7A_HACTLR_Get
.global __RME_A7A_HCR_Get
.global __RME_A7A_HDCR_Get
.global __RME_A7A_HCPTR_Get
.global __RME_A7A_HSTR_Get
.global __RME_A7A_HACR_Get
/* C2 */
.global __RME_A7A_TTBR0_Get
.global __RME_A7A_TTBR1_Get
.global __RME_A7A_TTBCR_Get
.global __RME_A7A_HTCR_Get
.global __RME_A7A_VTCR_Get
.global __RME_A7A_DACR_Get
/* C5 */
.global __RME_A7A_DFSR_Get
.global __RME_A7A_IFSR_Get
.global __RME_A7A_ADFSR_Get
.global __RME_A7A_AIFSR_Get
.global __RME_A7A_HADFSR_Get
.global __RME_A7A_HAIFSR_Get
.global __RME_A7A_HSR_Get
.global __RME_A7A_DFAR_Get
.global __RME_A7A_IFAR_Get
.global __RME_A7A_HDFAR_Get
.global __RME_A7A_HIFAR_Get
.global __RME_A7A_HPFAR_Get
.global __RME_A7A_PAR_Get
/* C10 */
.global __RME_A7A_TLBLR_Get
.global __RME_A7A_PRRR_Get
.global __RME_A7A_NMRR_Get
.global __RME_A7A_AMAIR0_Get
.global __RME_A7A_AMAIR1_Get
.global __RME_A7A_HMAIR0_Get
.global __RME_A7A_HMAIR1_Get
.global __RME_A7A_HAMAIR0_Get
.global __RME_A7A_HAMAIR1_Get
/* C12 */
.global __RME_A7A_VBAR_Get
.global __RME_A7A_MVBAR_Get
.global __RME_A7A_ISR_Get
.global __RME_A7A_HVBAR_Get
/* C13 */
.global __RME_A7A_FCSEIDR_Get
.global __RME_A7A_CONTEXTIDR_Get
.global __RME_A7A_TPIDRURW_Get
.global __RME_A7A_TPIDRURO_Get
.global __RME_A7A_TPIDRPRW_Get
.global __RME_A7A_HTPIDR_Get
/* C14 */
.global __RME_A7A_CNTFRQ_Get
.global __RME_A7A_CNTKCTL_Get
.global __RME_A7A_CNTP_TVAL_Get
.global __RME_A7A_CNTP_CTL_Get
.global __RME_A7A_CNTV_TVAL_Get
.global __RME_A7A_CNTV_CTL_Get
.global __RME_A7A_CNTHCTL_Get
.global __RME_A7A_CNTHP_TVAL_Get
.global __RME_A7A_CNTHP_CTL_Get
/* Double words */
.global __RME_A7A_CNTPCT_DW_Get
.global __RME_A7A_CNTVCT_DW_Get
.global __RME_A7A_CNTP_CVAL_DW_Get
.global __RME_A7A_CNTV_CVAL_DW_Get
.global __RME_A7A_CNTVOFF_DW_Get
.global __RME_A7A_CNTHP_CVAL_DW_Get
/* Set register values */
.global __RME_A7A_CPSR_Set
.global __RME_A7A_SPSR_Set
/* C0 */
.global __RME_A7A_ID_CSSELR_Set
.global __RME_A7A_ID_VPIDR_Set
.global __RME_A7A_ID_VMPIDR_Set
/* C1 */
.global __RME_A7A_SCTLR_Set
.global __RME_A7A_ACTLR_Set
.global __RME_A7A_CPACR_Set
.global __RME_A7A_SCR_Set
.global __RME_A7A_SDER_Set
.global __RME_A7A_NSACR_Set
.global __RME_A7A_HSCTLR_Set
.global __RME_A7A_HACTLR_Set
.global __RME_A7A_HCR_Set
.global __RME_A7A_HDCR_Set
.global __RME_A7A_HCPTR_Set
.global __RME_A7A_HSTR_Set
.global __RME_A7A_HACR_Set
/* C2,C3 */
.global __RME_A7A_TTBR0_Set
.global __RME_A7A_TTBR1_Set
.global __RME_A7A_TTBCR_Set
.global __RME_A7A_HTCR_Set
.global __RME_A7A_VTCR_Set
.global __RME_A7A_DACR_Set
/* C5 */
.global __RME_A7A_DFSR_Set
.global __RME_A7A_IFSR_Set
.global __RME_A7A_ADFSR_Set
.global __RME_A7A_AIFSR_Set
.global __RME_A7A_HADFSR_Set
.global __RME_A7A_HAIFSR_Set
.global __RME_A7A_HSR_Set
.global __RME_A7A_DFAR_Set
.global __RME_A7A_IFAR_Set
.global __RME_A7A_HDFAR_Set
.global __RME_A7A_HIFAR_Set
.global __RME_A7A_HPFAR_Set
/* C7 */
.global __RME_A7A_ICIALLUIS_Set
.global __RME_A7A_BPIALLIS_Set
.global __RME_A7A_PAR_Set
.global __RME_A7A_ICIALLU_Set
.global __RME_A7A_ICIMVAU_Set
.global __RME_A7A_CP15ISB_Set
.global __RME_A7A_BPIALL_Set
.global __RME_A7A_BPIMVA_Set
.global __RME_A7A_DCIMVAC_Set
.global __RME_A7A_DCISW_Set
.global __RME_A7A_ATS1CPR_Set
.global __RME_A7A_ATS1CPW_Set
.global __RME_A7A_ATS1CUR_Set
.global __RME_A7A_ATS1CUW_Set
.global __RME_A7A_ATS12NSOPR_Set
.global __RME_A7A_ATS12NSOPW_Set
.global __RME_A7A_ATS12NSOUR_Set
.global __RME_A7A_ATS12NSOUW_Set
.global __RME_A7A_DCCMVAC_Set
.global __RME_A7A_DCCSW_Set
.global __RME_A7A_CP15DSB_Set
.global __RME_A7A_CP15DMB_Set
.global __RME_A7A_DCCMVAU_Set
.global __RME_A7A_DCCIMVAC_Set
.global __RME_A7A_DCCISW_Set
.global __RME_A7A_ATS1HR_Set
.global __RME_A7A_ATS1HW_Set
/* C8 */
.global __RME_A7A_TLBIALLIS_Set
.global __RME_A7A_TLBIMVAIS_Set
.global __RME_A7A_TLBIASIDIS_Set
.global __RME_A7A_TLBIMVAAIS_Set
.global __RME_A7A_ITLBIALL_Set
.global __RME_A7A_ITLBIMVA_Set
.global __RME_A7A_ITLBIASID_Set
.global __RME_A7A_DTLBIALL_Set
.global __RME_A7A_DTLBIMVA_Set
.global __RME_A7A_DTLBIASID_Set
.global __RME_A7A_TLBIALL_Set
.global __RME_A7A_TLBIMVA_Set
.global __RME_A7A_TLBIASID_Set
.global __RME_A7A_TLBIMVAA_Set
.global __RME_A7A_TLBIALLHIS_Set
.global __RME_A7A_TLBIMVAHIS_Set
.global __RME_A7A_TLBIALLNSNHIS_Set
.global __RME_A7A_TLBIALLH_Set
.global __RME_A7A_TLBIMVAH_Set
.global __RME_A7A_TLBIALLNSNH_Set
/* C10 */
.global __RME_A7A_TLBLR_Set
.global __RME_A7A_PRRR_Set
.global __RME_A7A_NMRR_Set
.global __RME_A7A_AMAIR0_Set
.global __RME_A7A_AMAIR1_Set
.global __RME_A7A_HMAIR0_Set
.global __RME_A7A_HMAIR1_Set
.global __RME_A7A_HAMAIR0_Set
.global __RME_A7A_HAMAIR1_Set
/* C12 */
.global __RME_A7A_VBAR_Set
.global __RME_A7A_MVBAR_Set
.global __RME_A7A_HVBAR_Set
/* C13 */
.global __RME_A7A_CONTEXTIDR_Set
.global __RME_A7A_TPIDRURW_Set
.global __RME_A7A_TPIDRURO_Set
.global __RME_A7A_TPIDRPRW_Set
.global __RME_A7A_HTPIDR_Set
/* C14 */
.global __RME_A7A_CNTFRQ_Set
.global __RME_A7A_CNTKCTL_Set
.global __RME_A7A_CNTP_TVAL_Set
.global __RME_A7A_CNTP_CTL_Set
.global __RME_A7A_CNTV_TVAL_Set
.global __RME_A7A_CNTV_CTL_Set
.global __RME_A7A_CNTHCTL_Set
.global __RME_A7A_CNTHP_TVAL_Set
.global __RME_A7A_CNTHP_CTL_Set
/* Double words */
.global __RME_A7A_CNTP_CVAL_DW_Set
.global __RME_A7A_CNTV_CVAL_DW_Set
.global __RME_A7A_CNTVOFF_DW_Set
.global __RME_A7A_CNTHP_CVAL_DW_Set
/* Booting specific stuff */
.global __RME_A7A_Stack_Start
/* Initial page table */
.global __RME_A7A_Kern_Pgt
/* Vector table */
.global __RME_A7A_Vector_Table
/* Fault handlers and user handlers are exported on their spot */
/* End Export ****************************************************************/
/* Import ********************************************************************/
/* The kernel entry of RME. This will be defined in C language. */
.global RME_Kmain
/* The fault handlerd of RME. These will be defined in C language. */
.global __RME_A7A_Undefined_Handler
.global __RME_A7A_Prefetch_Abort_Handler
.global __RME_A7A_Data_Abort_Handler
.global __RME_A7A_IRQ_Handler
.global __RME_A7A_FIQ_Handler
/* The generic interrupt handler of RME. This will be defined in C language. */
.global __RME_A7A_Generic_Handler
/* The system call handler of RME. This will be defined in C language. */
.global _RME_Svc_Handler
/* The system tick handler of RME. This will be defined in C language. */
.global _RME_Tim_Handler
/* The entry of SMP after they have finished their initialization */
.global __RME_SMP_Low_Level_Init
/* All other processor's timer interrupt handler */
.global __RME_A7A_SMP_Tick
/* Memory layout information - This is the actual page table mapping */
.global RME_A7A_Mem_Info
/* End Import ****************************************************************/
/* Memory Init ***************************************************************/
/* Das U-Boot header is appended by the u-boot through FIT image generation.
* We do not temper with this here, as it is unnecessary. For the .data section,
* we are perfectly fine because it is in RAM do not even need relocation, and
* it is of course included in the resulting binary from elf. (Actually RME
* kernel code does not make use of the .data section anyway). As a result,
* We just need to clean up the. bss section. The linux kernel, when booting,
* always hacks the CPU to SVC mode, perhaps to allow usage of many different
* bootloaders; however, we know that u-boot have already set the CPU to SVC
* mode, which can spare us the ugly self-modifying code. */
.section .text
.syntax divided
.code 32
.align 16
.global __bss_start__
.global __bss_end__
.global __va_offset__
.global main
_start:
.global _start
LDR R0,=__bss_start__
LDR R1,=__bss_end__
LDR R2,=__va_offset__
SUB R0,R0,R2
SUB R1,R1,R2
LDR R2,=0x00
clear_bss:
CMP R0,R1
BEQ clear_done
STR R2,[R0]
ADD R0,#0x04
B clear_bss
clear_done:
/* Set stacks for all modes */
LDR R4,=__RME_A7A_Stack_Start
ADD R4,#0x10000
/* IRQ mode */
LDR R0,=0x600F00D2
MSR CPSR,R0
MOV SP,R4
/* ABT mode */
LDR R0,=0x600F00D7
MSR CPSR,R0
MOV SP,R4
/* FIQ mode */
LDR R0,=0x600F00D1
MSR CPSR,R0
MOV SP,R4
/* UND mode */
LDR R0,=0x600F00DB
MSR CPSR,R0
MOV SP,R4
/* SYS mode */
LDR R0,=0x600F00DB
MSR CPSR,R0
MOV SP,R4
/* SVC mode */
LDR R0,=0x600F00D3
MSR CPSR,R0
MOV SP,R4
/* Turn off the MMU and all cache if it is already enabled. There's no need
* to turn cache off because we are not modifying the instruction stream at
* all; the TLB walker will start walking from L1D if it is enabled */
CP15_GET_INIT CRN=C1 OP1=0 CRM=C0 OP2=0 //08C5187A off, 08C5187F on
LDR R1,=~((1<<2)|(1<<0))
AND R0,R0,R1
CP15_SET_INIT CRN=C1 OP1=0 CRM=C0 OP2=0 /* SCTLR.AFE,TRE,I,C,M */
ISB
/* Flush TLB */
LDR R0,=0x00
CP15_SET_INIT CRN=C8 OP1=0 CRM=C7 OP2=0 /* TLBIALL */
ISB
/* Set up the initial page table
* R0: Read base address
* R1: Write base address
* R2: End read address
* R3: PA address to map from
* R4: VA address to map into
* R5: Number of pages
* R6: Property mask
* R7: Page counter
* R8: Write index register
* R9: Write content register */
LDR R0,=RME_A7A_Mem_Info //165F18
LDR R1,=__RME_A7A_Kern_Pgt //150000
LDR R2,=__va_offset__
/* Calculate the actual address */
SUB R0,R0,R2
SUB R1,R1,R2
/* Calculate the configuration end address */
LDR R3,[R0]
LSL R3,R3,#2
ADD R2,R0,R3
ADD R0,R0,#0x04
/* Load configurations and generate page table layout one by one */
load_config:
LDMIA R0!,{R3-R6}
MOV R7,#0x00
LSR R8,R4,#18
ADD R8,R1,R8
ORR R9,R3,R6
fill_pgtbl:
STR R9,[R8]
ADD R8,R8,#4
ADD R7,R7,#1
ADD R9,R9,#0x100000
CMP R7,R5
BNE fill_pgtbl
CMP R0,R2
BNE load_config
ISB
/* Set the registers */
LDR R0,=0x01
CP15_SET_INIT CRN=C2 OP1=0 CRM=C0 OP2=2 /* TTBCR, TTBR1 in use when accessing > 2GB */
ISB
LDR R0,=0xFFFFFFFFF//0x55555555
CP15_SET_INIT CRN=C3 OP1=0 CRM=C0 OP2=0 /* DACR */
ISB
LDR R0,=0x000A00A4
CP15_SET_INIT CRN=C10 OP1=0 CRM=C2 OP2=0 /* PRRR */
ISB
LDR R0,=0x006C006C
CP15_SET_INIT CRN=C10 OP1=0 CRM=C2 OP2=1 /* NMRR */
ISB
/* Set base address */
LDR R0,=__RME_A7A_Kern_Pgt
LDR R1,=__va_offset__
SUB R0,R0,R1 //R0=00150000
ORR R0,R0,#0x09 /* Stuff to write into TTBR */
CP15_SET_INIT CRN=C2 OP1=0 CRM=C0 OP2=0 /* TTBR0 */
CP15_SET_INIT CRN=C2 OP1=0 CRM=C0 OP2=1 /* TTBR1 */
/* Load the main function address to R3 first to prepare for a long jump */
LDR R3,=main //R3=80165848
ISB
/* Turn on paging and cache */
CP15_GET_INIT CRN=C1 OP1=0 CRM=C0 OP2=0
//LDR R1,=(1<<29)|(1<<28)|(1<<12)|(1<<2)|(1<<0) //R1=30001005 |(1<<12)|(1<<2)|(1<<0)
LDR R1,=(1<<29)|(1<<28)|(0<<12)|(1<<2)|(1<<0)
ORR R0,R0,R1 //SCTCR=38C5187F
//BIC r0, r0, #(1 << 12) //SCTCR=38C5087F
/* Print a hex number in LR, R12 used as counter print r0 ********************************************/
MOV LR,R0
MOV R12,#32 /* 32-bits */
nextdigit:
SUB R12,R12,#0x04
LSR R11,LR,R12
AND R11,R11,#0x0F
CMP R11,#0x09
BGE bigger
ADD R11,R11,#0x30 /* add '0' */
B printwait
bigger:
ADD R11,R11,#(0x41-10) /* add 'A' */
printwait:
LDR R10,=0xE000102C
LDR R10,[R10]
TST R10,#0x08
BEQ printwait
LDR R10,=0xE0001030
STR R11,[R10]
finish:
CMP R12,#0x00
BNE nextdigit
/* Print a hex number in LR, R12 used as counter ********************************************/
CP15_SET_INIT CRN=C1 OP1=0 CRM=C0 OP2=0 /* SCTLR.AFE,TRE,I,C,M */
ISB
/* Flush TLB again */
LDR R0,=0x00
CP15_SET_INIT CRN=C8 OP1=0 CRM=C7 OP2=0 /* TLBIALL */
ISB
/* Branch to main function */
BX R3
.ltorg
/* Initial page table ********************************************************/
/* Das U-Boot will set up us an initial page table with all identical mappings.
* There's no need to do anything special here. Also, we will not initialize
* the serial port for similar reasons. But, we do need to set up initial stacks
* for the CPUs. Because we know that there can be no more than 4 CPUs in an ARMv7
* chip, we can statically allocate them here. Each core is associated with 64kB
* stack, which should be more than sufficient. */
.align 8
__RME_A7A_Stack_Start:
.space 4*65536
__RME_A7A_Stack_End:
.space 4096
/* The kernel page table - the initialization sequence is totally controlled
* by the configuration file, because there's no generic way to detect memory on
* these devices. */
.align 16
__RME_A7A_Kern_Pgt:
.space 65536
/* Vectors *******************************************************************/
.align 8
__RME_A7A_Vector_Table:
B Reset_Handler
B Undefined_Handler
B SVC_Handler
B Prefetch_Abort_Handler
B Data_Abort_Handler
B Unused_Handler
B IRQ_Handler
B FIQ_Handler
/* End Memory Init ***********************************************************/
/* Function:__RME_A7A_XXXX_Get ***********************************************
Description : Get the XXXX register of the CPU. These registers must be read with
MRS/MRC instruction.
Input : None
Output : None.
Return : R0 - The XXXX register contents.
******************************************************************************/
/* CPSR & SPSR */
__RME_A7A_CPSR_Get:
MRS R0,CPSR
BX LR
__RME_A7A_SPSR_Get:
MRS R0,SPSR
BX LR
/* Main ID register */
__RME_A7A_MIDR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=0
/* Cache type register */
__RME_A7A_CTR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=1
/* TCM type register */
__RME_A7A_TCMTR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=2
/* TLB type register */
__RME_A7A_TLBTR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=3
/* Multiprocessor affinity register */
__RME_A7A_MPIDR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=5
/* Revision ID register */
__RME_A7A_REVIDR_Get:
CP15_GET CRN=C0 OP1=0 CRM=C0 OP2=6
/* Processor feature register 0 */
__RME_A7A_ID_PFR0_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=0
/* Processor feature register 1 */
__RME_A7A_ID_PFR1_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=1
/* Debug feature register 0 */
__RME_A7A_ID_DFR0_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=2
/* Auxiliary feature register 0 */
__RME_A7A_ID_AFR0_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=3
/* Memory model feature register 0 */
__RME_A7A_ID_MMFR0_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=4
/* Memory model feature register 1 */
__RME_A7A_ID_MMFR1_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=5
/* Memory model feature register 2 */
__RME_A7A_ID_MMFR2_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=6
/* Memory model feature register 3 */
__RME_A7A_ID_MMFR3_Get:
CP15_GET CRN=C0 OP1=0 CRM=C1 OP2=7
/* ISA feature register 0 */
__RME_A7A_ID_ISAR0_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=0
/* ISA feature register 1 */
__RME_A7A_ID_ISAR1_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=1
/* ISA feature register 2 */
__RME_A7A_ID_ISAR2_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=2
/* ISA feature register 3 */
__RME_A7A_ID_ISAR3_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=3
/* ISA feature register 4 */
__RME_A7A_ID_ISAR4_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=4
/* ISA feature register 5 */
__RME_A7A_ID_ISAR5_Get:
CP15_GET CRN=C0 OP1=0 CRM=C2 OP2=5
/* Cache size ID registers */
__RME_A7A_ID_CCSIDR_Get:
CP15_GET CRN=C0 OP1=1 CRM=C0 OP2=0
/* Cache level ID register */
__RME_A7A_ID_CLIDR_Get:
CP15_GET CRN=C0 OP1=1 CRM=C0 OP2=1
/* Auxiliary ID register */
__RME_A7A_ID_AIDR_Get:
CP15_GET CRN=C0 OP1=1 CRM=C0 OP2=7
/* Cache size selection register */
__RME_A7A_ID_CSSELR_Get:
CP15_GET CRN=C0 OP1=2 CRM=C0 OP2=0
/* Virtualization processor ID register */
__RME_A7A_ID_VPIDR_Get:
CP15_GET CRN=C0 OP1=4 CRM=C0 OP2=0
/* Virtualization multiprocessor ID register */
__RME_A7A_ID_VMPIDR_Get:
CP15_GET CRN=C0 OP1=4 CRM=C0 OP2=5
/* System control register */
__RME_A7A_SCTLR_Get:
CP15_GET CRN=C1 OP1=0 CRM=C0 OP2=0
/* Auxiliary control register */
__RME_A7A_ACTLR_Get:
CP15_GET CRN=C1 OP1=0 CRM=C0 OP2=1
/* Coprocessor auxiliary control register */
__RME_A7A_CPACR_Get:
CP15_GET CRN=C1 OP1=0 CRM=C0 OP2=2
/* Secure configuration register */
__RME_A7A_SCR_Get:
CP15_GET CRN=C1 OP1=0 CRM=C1 OP2=0
/* Secure debug enable register */
__RME_A7A_SDER_Get:
CP15_GET CRN=C1 OP1=0 CRM=C1 OP2=1
/* Non-secure access control register */
__RME_A7A_NSACR_Get:
CP15_GET CRN=C1 OP1=0 CRM=C1 OP2=2
/* Hyp system control register */
__RME_A7A_HSCTLR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C0 OP2=0
/* Hyp auxiliary control register */
__RME_A7A_HACTLR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C0 OP2=1
/* Hyp configuration register */
__RME_A7A_HCR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C1 OP2=0
/* Hyp debug configuration register */
__RME_A7A_HDCR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C1 OP2=1
/* Hyp coprocessor trap register */
__RME_A7A_HCPTR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C1 OP2=2
/* Hyp system trap register */
__RME_A7A_HSTR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C1 OP2=3
/* Hyp auxiliary configuration register */
__RME_A7A_HACR_Get:
CP15_GET CRN=C1 OP1=4 CRM=C1 OP2=7
/* Translation table base register 0 - 32bit. We do not support PAE of any kind */
__RME_A7A_TTBR0_Get:
CP15_GET CRN=C2 OP1=0 CRM=C0 OP2=0
/* Translation table base register 1 - 32bit. We do not support PAE of any kind */
__RME_A7A_TTBR1_Get:
CP15_GET CRN=C2 OP1=0 CRM=C0 OP2=1
/* Translation table base controle register */
__RME_A7A_TTBCR_Get:
CP15_GET CRN=C2 OP1=0 CRM=C0 OP2=2
/* Hyp translation control register */
__RME_A7A_HTCR_Get:
CP15_GET CRN=C2 OP1=4 CRM=C0 OP2=2
/* Virtualization translation control register */
__RME_A7A_VTCR_Get:
CP15_GET CRN=C2 OP1=4 CRM=C1 OP2=2
/* Domain access control register */
__RME_A7A_DACR_Get:
CP15_GET CRN=C3 OP1=0 CRM=C0 OP2=0
/* Data fault status register */
__RME_A7A_DFSR_Get:
CP15_GET CRN=C5 OP1=0 CRM=C0 OP2=0
/* Instruction fault status register */
__RME_A7A_IFSR_Get:
CP15_GET CRN=C5 OP1=0 CRM=C0 OP2=1
/* Auxiliary data fault status register */
__RME_A7A_ADFSR_Get:
CP15_GET CRN=C5 OP1=0 CRM=C1 OP2=0
/* Auxiliary instruction fault status register */
__RME_A7A_AIFSR_Get:
CP15_GET CRN=C5 OP1=0 CRM=C1 OP2=1
/* Hyp auxiliary data fault status register */
__RME_A7A_HADFSR_Get:
CP15_GET CRN=C5 OP1=4 CRM=C1 OP2=0
/* Hyp auxiliary instruction fault status register */
__RME_A7A_HAIFSR_Get:
CP15_GET CRN=C5 OP1=4 CRM=C1 OP2=1
/* Hyp syndrome register */
__RME_A7A_HSR_Get:
CP15_GET CRN=C5 OP1=4 CRM=C2 OP2=0
/* Data fault address register */
__RME_A7A_DFAR_Get:
CP15_GET CRN=C6 OP1=0 CRM=C0 OP2=0
/* Instruction fault address register */
__RME_A7A_IFAR_Get:
CP15_GET CRN=C6 OP1=0 CRM=C0 OP2=2
/* Hyp data fault address register */
__RME_A7A_HDFAR_Get:
CP15_GET CRN=C6 OP1=4 CRM=C0 OP2=0
/* Hyp instruction fault address register */
__RME_A7A_HIFAR_Get:
CP15_GET CRN=C6 OP1=4 CRM=C0 OP2=2
/* Hyp IPA fault address register */
__RME_A7A_HPFAR_Get:
CP15_GET CRN=C6 OP1=4 CRM=C0 OP2=4
/* Physical address register */
__RME_A7A_PAR_Get:
CP15_GET CRN=C7 OP1=0 CRM=C4 OP2=0
/* C9 registers currently unsupported */
/* TLB lockdown register - Cortex-A9 */
__RME_A7A_TLBLR_Get:
CP15_GET CRN=C10 OP1=0 CRM=C0 OP2=0
/* Primary region remap register */
__RME_A7A_PRRR_Get:
CP15_GET CRN=C10 OP1=0 CRM=C2 OP2=0
/* Normal memory remap register */
__RME_A7A_NMRR_Get:
CP15_GET CRN=C10 OP1=0 CRM=C2 OP2=1
/* Auxiliary memory attribute indirection register 0 */
__RME_A7A_AMAIR0_Get:
CP15_GET CRN=C10 OP1=0 CRM=C3 OP2=0
/* Auxiliary memory attribute indirection register 1 */
__RME_A7A_AMAIR1_Get:
CP15_GET CRN=C10 OP1=0 CRM=C3 OP2=1
/* Hyp memory attribute indirection register 0 */
__RME_A7A_HMAIR0_Get:
CP15_GET CRN=C10 OP1=4 CRM=C2 OP2=0
/* Hyp memory attribute indirection register 1 */
__RME_A7A_HMAIR1_Get:
CP15_GET CRN=C10 OP1=4 CRM=C2 OP2=1
/* Hyp auxiliary memory attribute indirection register 0 */
__RME_A7A_HAMAIR0_Get:
CP15_GET CRN=C10 OP1=4 CRM=C3 OP2=0
/* Hyp auxiliary memory attribute indirection register 1 */
__RME_A7A_HAMAIR1_Get:
CP15_GET CRN=C10 OP1=4 CRM=C3 OP2=1
/* Vector base address register */
__RME_A7A_VBAR_Get:
CP15_GET CRN=C12 OP1=0 CRM=C0 OP2=0
/* Vector base address register */
__RME_A7A_MVBAR_Get:
CP15_GET CRN=C12 OP1=0 CRM=C0 OP2=1
/* Interrupt status register */
__RME_A7A_ISR_Get:
CP15_GET CRN=C12 OP1=0 CRM=C1 OP2=0
/* Hyp vector base address register */
__RME_A7A_HVBAR_Get:
CP15_GET CRN=C12 OP1=4 CRM=C0 OP2=0
/* FCSE PID register */
__RME_A7A_FCSEIDR_Get:
CP15_GET CRN=C13 OP1=0 CRM=C0 OP2=0
/* Context ID register */
__RME_A7A_CONTEXTIDR_Get:
CP15_GET CRN=C13 OP1=0 CRM=C0 OP2=1
/* User read/write software thread register */
__RME_A7A_TPIDRURW_Get:
CP15_GET CRN=C13 OP1=0 CRM=C0 OP2=2
/* User read-only software thread register */
__RME_A7A_TPIDRURO_Get:
CP15_GET CRN=C13 OP1=0 CRM=C0 OP2=3
/* PL1-only software thread register */
__RME_A7A_TPIDRPRW_Get:
CP15_GET CRN=C13 OP1=0 CRM=C0 OP2=4
/* Hyp read/write software thread register */
__RME_A7A_HTPIDR_Get:
CP15_GET CRN=C13 OP1=4 CRM=C0 OP2=2
/* Counter frequency register */
__RME_A7A_CNTFRQ_Get:
CP15_GET CRN=C14 OP1=0 CRM=C0 OP2=0
/* Timer PL1 control register */
__RME_A7A_CNTKCTL_Get:
CP15_GET CRN=C14 OP1=0 CRM=C1 OP2=0
/* PL1 physical timer value register */
__RME_A7A_CNTP_TVAL_Get:
CP15_GET CRN=C14 OP1=0 CRM=C2 OP2=0
/* PL1 physical timer control register */
__RME_A7A_CNTP_CTL_Get:
CP15_GET CRN=C14 OP1=0 CRM=C2 OP2=1
/* Virtual timer value register */
__RME_A7A_CNTV_TVAL_Get:
CP15_GET CRN=C14 OP1=0 CRM=C3 OP2=0
/* Virtual timer control register */
__RME_A7A_CNTV_CTL_Get:
CP15_GET CRN=C14 OP1=0 CRM=C3 OP2=1
/* Timer PL2 control register */
__RME_A7A_CNTHCTL_Get:
CP15_GET CRN=C14 OP1=4 CRM=C1 OP2=0
/* PL2 physical timer value register */
__RME_A7A_CNTHP_TVAL_Get:
CP15_GET CRN=C14 OP1=4 CRM=C2 OP2=0
/* PL2 physical timer control register */
__RME_A7A_CNTHP_CTL_Get:
CP15_GET CRN=C14 OP1=4 CRM=C2 OP2=1
/* End Function:__RME_A7A_XXXX_Get ******************************************/
/* Function:__RME_A7A_XXXX_DW_Get ********************************************
Description : Get the XXXX register of the CPU. These registers must be read with
MRRC instruction, and are all 64-bit double words.
Input : None.
Output : rme_ptr_t* R0 - The pointer to the lower bits.
rme_ptr_t* R1 - The pointer to the higher bits.
Return : None.
******************************************************************************/
/* Physical count register */
__RME_A7A_CNTPCT_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=0
/* Virtual count register */
__RME_A7A_CNTVCT_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=1
/* PL1 physical timer compare value register */
__RME_A7A_CNTP_CVAL_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=2
/* Virtual timer compare value register */
__RME_A7A_CNTV_CVAL_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=3
/* Virtual offset register */
__RME_A7A_CNTVOFF_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=4
/* L2 physical timer compare value register */
__RME_A7A_CNTHP_CVAL_DW_Get:
CP15_GET_DOUBLE CRM=C14 OP=6
/* End Function:__RME_A7A_XXXX_DW_Get ***************************************/
/* Function:__RME_A7A_XXXX_Set ***********************************************
Description : Set the XXXX register of the CPU.
Input : rme_ptr_t R0 - The XXXX value to set.
Output : None.
Return : None.
******************************************************************************/
/* CPSR & SPSR */
__RME_A7A_CPSR_Set:
MSR CPSR,R0
BX LR
__RME_A7A_SPSR_Set:
MSR SPSR,R0
BX LR
/* Cache size selection register */
__RME_A7A_ID_CSSELR_Set:
CP15_SET CRN=C0 OP1=2 CRM=C0 OP2=0
/* Virtualization processor ID register */
__RME_A7A_ID_VPIDR_Set:
CP15_SET CRN=C0 OP1=4 CRM=C0 OP2=0
/* Virtualization multiprocessor ID register */
__RME_A7A_ID_VMPIDR_Set:
CP15_SET CRN=C0 OP1=4 CRM=C0 OP2=5
/* System control register */
__RME_A7A_SCTLR_Set:
CP15_SET CRN=C1 OP1=0 CRM=C0 OP2=0
/* Auxiliary control register */
__RME_A7A_ACTLR_Set:
CP15_SET CRN=C1 OP1=0 CRM=C0 OP2=1
/* Coprocessor auxiliary control register */
__RME_A7A_CPACR_Set:
CP15_SET CRN=C1 OP1=0 CRM=C0 OP2=2
/* Secure configuration register */
__RME_A7A_SCR_Set:
CP15_SET CRN=C1 OP1=0 CRM=C1 OP2=0
/* Secure debug enable register */
__RME_A7A_SDER_Set:
CP15_SET CRN=C1 OP1=0 CRM=C1 OP2=1
/* Non-secure access control register */
__RME_A7A_NSACR_Set:
CP15_SET CRN=C1 OP1=0 CRM=C1 OP2=2
/* Hyp system control register */
__RME_A7A_HSCTLR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C0 OP2=0
/* Hyp auxiliary control register */
__RME_A7A_HACTLR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C0 OP2=1
/* Hyp configuration register */
__RME_A7A_HCR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C1 OP2=0
/* Hyp debug configuration register */
__RME_A7A_HDCR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C1 OP2=1
/* Hyp coprocessor trap register */
__RME_A7A_HCPTR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C1 OP2=2
/* Hyp system trap register */
__RME_A7A_HSTR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C1 OP2=3
/* Hyp auxiliary configuration register */
__RME_A7A_HACR_Set:
CP15_SET CRN=C1 OP1=4 CRM=C1 OP2=7
/* Translation table base register 0 - 32bit. We do not support PAE of any kind.
* This operation also sets the page table of this architecture */
__RME_A7A_TTBR0_Set:
__RME_A7A_Pgt_Set:
CP15_SET CRN=C2 OP1=0 CRM=C0 OP2=0
/* Translation table base register 1 - 32bit. We do not support PAE of any kind */
__RME_A7A_TTBR1_Set:
CP15_SET CRN=C2 OP1=0 CRM=C0 OP2=1
/* Translation table base controle register */
__RME_A7A_TTBCR_Set:
CP15_SET CRN=C2 OP1=0 CRM=C0 OP2=2
/* Hyp translation control register */
__RME_A7A_HTCR_Set:
CP15_SET CRN=C2 OP1=4 CRM=C0 OP2=2
/* Virtualization translation control register */
__RME_A7A_VTCR_Set:
CP15_SET CRN=C2 OP1=4 CRM=C1 OP2=2
/* Domain access control register */
__RME_A7A_DACR_Set:
CP15_SET CRN=C3 OP1=0 CRM=C0 OP2=0
/* Data fault status register */
__RME_A7A_DFSR_Set:
CP15_SET CRN=C5 OP1=0 CRM=C0 OP2=0
/* Instruction fault status register */
__RME_A7A_IFSR_Set:
CP15_SET CRN=C5 OP1=0 CRM=C0 OP2=1
/* Auxiliary data fault status register */
__RME_A7A_ADFSR_Set:
CP15_SET CRN=C5 OP1=0 CRM=C1 OP2=0
/* Auxiliary instruction fault status register */
__RME_A7A_AIFSR_Set:
CP15_SET CRN=C5 OP1=0 CRM=C1 OP2=1
/* Hyp auxiliary data fault status register */
__RME_A7A_HADFSR_Set:
CP15_SET CRN=C5 OP1=4 CRM=C1 OP2=0
/* Hyp auxiliary instruction fault status register */
__RME_A7A_HAIFSR_Set:
CP15_SET CRN=C5 OP1=4 CRM=C1 OP2=1
/* Hyp syndrome register */
__RME_A7A_HSR_Set:
CP15_SET CRN=C5 OP1=4 CRM=C2 OP2=0
/* Data fault address register */
__RME_A7A_DFAR_Set:
CP15_SET CRN=C6 OP1=0 CRM=C0 OP2=0
/* Instruction fault address register */
__RME_A7A_IFAR_Set:
CP15_SET CRN=C6 OP1=0 CRM=C0 OP2=2
/* Hyp data fault address register */
__RME_A7A_HDFAR_Set:
CP15_SET CRN=C6 OP1=4 CRM=C0 OP2=0
/* Hyp instruction fault address register */
__RME_A7A_HIFAR_Set:
CP15_SET CRN=C6 OP1=4 CRM=C0 OP2=2
/* Hyp IPA fault address register */
__RME_A7A_HPFAR_Set:
CP15_SET CRN=C6 OP1=4 CRM=C0 OP2=4
/* Instruction cache invalidate all to PoU inner shareable */
__RME_A7A_ICIALLUIS_Set:
CP15_SET CRN=C7 OP1=0 CRM=C1 OP2=0
/* Branch predictor invalidate all inner shareable */
__RME_A7A_BPIALLIS_Set:
CP15_SET CRN=C7 OP1=0 CRM=C1 OP2=6
/* Physical address register */
__RME_A7A_PAR_Set:
CP15_SET CRN=C7 OP1=0 CRM=C4 OP2=6
/* Instruction cache invalidate all to PoU */
__RME_A7A_ICIALLU_Set:
CP15_SET CRN=C7 OP1=0 CRM=C5 OP2=0
/* Invalidate instruction cache by MVA to PoU */
__RME_A7A_ICIMVAU_Set:
CP15_SET CRN=C7 OP1=0 CRM=C5 OP2=1
/* ISB register - deprecated */
__RME_A7A_CP15ISB_Set:
CP15_SET CRN=C7 OP1=0 CRM=C5 OP2=4
/* Invalidate entire branch predictor array */
__RME_A7A_BPIALL_Set:
CP15_SET CRN=C7 OP1=0 CRM=C5 OP2=6
/* Invalidate MVA from branch predictors */
__RME_A7A_BPIMVA_Set:
CP15_SET CRN=C7 OP1=0 CRM=C5 OP2=7
/* Invalidate data cache by MVA to PoC */
__RME_A7A_DCIMVAC_Set:
CP15_SET CRN=C7 OP1=0 CRM=C6 OP2=1
/* Invalidate data cache line by set/way */
__RME_A7A_DCISW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C6 OP2=2
/* Priviledged read VA to PA translation */
__RME_A7A_ATS1CPR_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=0
/* Priviledged write VA to PA translation */
__RME_A7A_ATS1CPW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=1
/* User read VA to PA translation */
__RME_A7A_ATS1CUR_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=2
/* User write VA to PA translation */
__RME_A7A_ATS1CUW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=3
/* Priviledged read VA to PA translation, other security state */
__RME_A7A_ATS12NSOPR_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=4
/* Priviledged write VA to PA translation, other security state */
__RME_A7A_ATS12NSOPW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=5
/* User read VA to PA translation, other security state */
__RME_A7A_ATS12NSOUR_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=6
/* User write VA to PA translation, other security state */
__RME_A7A_ATS12NSOUW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C8 OP2=7
/* Clean data cache line by MVA to PoC */
__RME_A7A_DCCMVAC_Set:
CP15_SET CRN=C7 OP1=0 CRM=C10 OP2=1
/* Clean data cache line by set/way */
__RME_A7A_DCCSW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C10 OP2=2
/* DSB register - deprecated */
__RME_A7A_CP15DSB_Set:
CP15_SET CRN=C7 OP1=0 CRM=C10 OP2=4
/* DMB register - deprecated */
__RME_A7A_CP15DMB_Set:
CP15_SET CRN=C7 OP1=0 CRM=C10 OP2=5
/* Clean data cache line by MVA to PoU */
__RME_A7A_DCCMVAU_Set:
CP15_SET CRN=C7 OP1=0 CRM=C11 OP2=1
/* Clean and invalidate data cache line by MVA to PoC */
__RME_A7A_DCCIMVAC_Set:
CP15_SET CRN=C7 OP1=0 CRM=C14 OP2=1
/* Clean and invalidate data cache line by set/way */
__RME_A7A_DCCISW_Set:
CP15_SET CRN=C7 OP1=0 CRM=C14 OP2=2
/* Hyp mode read translation */
__RME_A7A_ATS1HR_Set:
CP15_SET CRN=C7 OP1=4 CRM=C8 OP2=0
/* Hyp mode write translation */
__RME_A7A_ATS1HW_Set:
CP15_SET CRN=C7 OP1=4 CRM=C8 OP2=1
/* Invalidate entire TLB IS */
__RME_A7A_TLBIALLIS_Set:
CP15_SET CRN=C8 OP1=0 CRM=C3 OP2=0
/* Invalidate unified TLB entry by MVA and ASID IS */
__RME_A7A_TLBIMVAIS_Set:
CP15_SET CRN=C8 OP1=0 CRM=C3 OP2=1
/* Invalidate unified TLB by ASID match IS */
__RME_A7A_TLBIASIDIS_Set:
CP15_SET CRN=C8 OP1=0 CRM=C3 OP2=2
/* Invalidate unified TLB entry by MVA all ASID IS */
__RME_A7A_TLBIMVAAIS_Set:
CP15_SET CRN=C8 OP1=0 CRM=C3 OP2=3
/* Invalidate instruction TLB */
__RME_A7A_ITLBIALL_Set:
CP15_SET CRN=C8 OP1=0 CRM=C5 OP2=0
/* Invalidate instruction TLB entry by MVA and ASID */
__RME_A7A_ITLBIMVA_Set:
CP15_SET CRN=C8 OP1=0 CRM=C5 OP2=1
/* Invalidate instruction TLB by ASID match */
__RME_A7A_ITLBIASID_Set:
CP15_SET CRN=C8 OP1=0 CRM=C5 OP2=2
/* Invalidate data TLB */
__RME_A7A_DTLBIALL_Set:
CP15_SET CRN=C8 OP1=0 CRM=C6 OP2=0
/* Invalidate data TLB entry by MVA and ASID */
__RME_A7A_DTLBIMVA_Set:
CP15_SET CRN=C8 OP1=0 CRM=C6 OP2=1
/* Invalidate data TLB by ASID match */
__RME_A7A_DTLBIASID_Set:
CP15_SET CRN=C8 OP1=0 CRM=C6 OP2=2
/* Invalidate unified TLB */
__RME_A7A_TLBIALL_Set:
CP15_SET CRN=C8 OP1=0 CRM=C7 OP2=0
/* Invalidate unified TLB entry by MVA and ASID */
__RME_A7A_TLBIMVA_Set:
CP15_SET CRN=C8 OP1=0 CRM=C7 OP2=1
/* Invalidate unified TLB by ASID match */
__RME_A7A_TLBIASID_Set:
CP15_SET CRN=C8 OP1=0 CRM=C7 OP2=2
/* Invalidate unified TLB entries by MVA all ASID */
__RME_A7A_TLBIMVAA_Set:
CP15_SET CRN=C8 OP1=0 CRM=C7 OP2=3
/* Invalidate entire Hyp unified TLB IS */
__RME_A7A_TLBIALLHIS_Set:
CP15_SET CRN=C8 OP1=4 CRM=C3 OP2=0
/* Invalidate Hyp unified TLB entry by MVA IS */
__RME_A7A_TLBIMVAHIS_Set:
CP15_SET CRN=C8 OP1=4 CRM=C3 OP2=1
/* Invalidate entire Non-secure non-Hyp unified TLB IS */
__RME_A7A_TLBIALLNSNHIS_Set:
CP15_SET CRN=C8 OP1=4 CRM=C3 OP2=4
/* Invalidate entire Hyp unified TLB */
__RME_A7A_TLBIALLH_Set:
CP15_SET CRN=C8 OP1=4 CRM=C7 OP2=0
/* Invalidate Hyp unified TLB entry by MVA */
__RME_A7A_TLBIMVAH_Set:
CP15_SET CRN=C8 OP1=4 CRM=C7 OP2=1
/* Invalidate entire Non-secure non-Hyp unified TLB */
__RME_A7A_TLBIALLNSNH_Set:
CP15_SET CRN=C8 OP1=4 CRM=C7 OP2=4
/* C9 registers currently unsupported */
/* TLB lockdown register - Cortex-A9 */
__RME_A7A_TLBLR_Set:
CP15_SET CRN=C10 OP1=0 CRM=C0 OP2=0
/* Primary region remap register */
__RME_A7A_PRRR_Set:
CP15_SET CRN=C10 OP1=0 CRM=C2 OP2=0
/* Normal memory remap register */
__RME_A7A_NMRR_Set:
CP15_SET CRN=C10 OP1=0 CRM=C2 OP2=1
/* Auxiliary memory attribute indirection register 0 */
__RME_A7A_AMAIR0_Set:
CP15_SET CRN=C10 OP1=0 CRM=C3 OP2=0
/* Auxiliary memory attribute indirection register 1 */
__RME_A7A_AMAIR1_Set:
CP15_SET CRN=C10 OP1=0 CRM=C3 OP2=1
/* Hyp memory attribute indirection register 0 */
__RME_A7A_HMAIR0_Set:
CP15_SET CRN=C10 OP1=4 CRM=C2 OP2=0
/* Hyp memory attribute indirection register 1 */
__RME_A7A_HMAIR1_Set:
CP15_SET CRN=C10 OP1=4 CRM=C2 OP2=1
/* Hyp auxiliary memory attribute indirection register 0 */
__RME_A7A_HAMAIR0_Set:
CP15_SET CRN=C10 OP1=4 CRM=C3 OP2=0
/* Hyp auxiliary memory attribute indirection register 1 */
__RME_A7A_HAMAIR1_Set:
CP15_SET CRN=C10 OP1=4 CRM=C3 OP2=1
/* Vector base address register */
__RME_A7A_VBAR_Set:
CP15_SET CRN=C12 OP1=0 CRM=C0 OP2=0
/* Vector base address register */
__RME_A7A_MVBAR_Set:
CP15_SET CRN=C12 OP1=0 CRM=C0 OP2=1
/* Hyp vector base address register */
__RME_A7A_HVBAR_Set:
CP15_SET CRN=C12 OP1=4 CRM=C0 OP2=0
/* Context ID register */
__RME_A7A_CONTEXTIDR_Set:
CP15_SET CRN=C13 OP1=0 CRM=C0 OP2=1
/* User read/write software thread register */
__RME_A7A_TPIDRURW_Set:
CP15_SET CRN=C13 OP1=0 CRM=C0 OP2=2
/* User read-only software thread register */
__RME_A7A_TPIDRURO_Set:
CP15_SET CRN=C13 OP1=0 CRM=C0 OP2=3
/* PL1-only software thread register */
__RME_A7A_TPIDRPRW_Set:
CP15_SET CRN=C13 OP1=0 CRM=C0 OP2=4
/* Hyp read/write software thread register */
__RME_A7A_HTPIDR_Set:
CP15_SET CRN=C13 OP1=4 CRM=C0 OP2=2
/* Counter frequency register */
__RME_A7A_CNTFRQ_Set:
CP15_SET CRN=C14 OP1=0 CRM=C0 OP2=0
/* Timer PL1 control register */
__RME_A7A_CNTKCTL_Set:
CP15_SET CRN=C14 OP1=0 CRM=C1 OP2=0
/* PL1 physical timer value register */
__RME_A7A_CNTP_TVAL_Set:
CP15_SET CRN=C14 OP1=0 CRM=C2 OP2=0
/* PL1 physical timer control register */
__RME_A7A_CNTP_CTL_Set:
CP15_SET CRN=C14 OP1=0 CRM=C2 OP2=1
/* Virtual timer value register */
__RME_A7A_CNTV_TVAL_Set:
CP15_SET CRN=C14 OP1=0 CRM=C3 OP2=0
/* Virtual timer control register */
__RME_A7A_CNTV_CTL_Set:
CP15_SET CRN=C14 OP1=0 CRM=C3 OP2=1
/* Timer PL2 control register */
__RME_A7A_CNTHCTL_Set:
CP15_SET CRN=C14 OP1=4 CRM=C1 OP2=0
/* PL2 physical timer value register */
__RME_A7A_CNTHP_TVAL_Set:
CP15_SET CRN=C14 OP1=4 CRM=C2 OP2=0
/* PL2 physical timer control register */
__RME_A7A_CNTHP_CTL_Set:
CP15_SET CRN=C14 OP1=4 CRM=C2 OP2=1
/* End Function:__RME_A7A_XXXX_Set ******************************************/
/* Function:__RME_A7A_XXXX_DW_Set ********************************************
Description : Set the XXXX register of the CPU. These registers must be written
with MCRR instruction, and are all 64-bit double words.
Input : rme_ptr_t R0 - The lower bits.
rme_ptr_t R1 - The higher bits.
Output : None.
Return : None.
******************************************************************************/
/* PL1 physical timer compare value register */
__RME_A7A_CNTP_CVAL_DW_Set:
CP15_SET_DOUBLE CRM=C14 OP=2
/* Virtual timer compare value register */
__RME_A7A_CNTV_CVAL_DW_Set:
CP15_SET_DOUBLE CRM=C14 OP=3
/* Virtual offset register */
__RME_A7A_CNTVOFF_DW_Set:
CP15_SET_DOUBLE CRM=C14 OP=4
/* L2 physical timer compare value register */
__RME_A7A_CNTHP_CVAL_DW_Set:
CP15_SET_DOUBLE CRM=C14 OP=6
/* End Function:__RME_A7A_XXXX_DW_Set ***************************************/
/* Function:__RME_A7A_Comp_Swap **********************************************
Description : The compare-and-swap atomic instruction. If the Old value is equal to
*Ptr, then set the *Ptr as New and return 1; else return 0.
This implementation is optimal on Cortex-A. Many compilers will generate
the equivalent of this.
It is easily notable that this operation is no longer predictable
Input : ptr_t* Ptr - The pointer to the data.
ptr_t Old - The old value.
ptr_t New - The new value.
Output : ptr_t* Ptr - The pointer to the data.
Return : ptr_t - If successful, 1; else 0.
******************************************************************************/
/*__RME_A7A_Comp_Swap:
DMB SY
LDREX R3,[R0]
CMP R3,R1
BNE __RME_A7A_Comp_Swap_Fail
STREX R3,R2,[R0]
CMP R3,#0x00
BNE __RME_A7A_Comp_Swap
MOV R0,#0x01
DMB SY
BX LR*/
/*__RME_A7A_Comp_Swap_Fail:
CLREX
MOV R0,#0x00
BX LR*/
/* End Function:__RME_A7A_Comp_Swap *****************************************/
/* Function:__RME_A7A_Fetch_Add **********************************************
Description : The fetch-and-add atomic instruction. Increase the value that is
pointed to by the pointer, and return the value before addition.
On ARM, the R12 is also a scratch register that we can use.
Input : ptr_t* Ptr - The pointer to the data.
cnt_t Addend - The number to add.
Output : ptr_t* Ptr - The pointer to the data.
Return : ptr_t - The value before the addition.
******************************************************************************/
__RME_A7A_Fetch_Add:
LDREX R2,[R0]
ADD R3,R2,R1
STREX R12,R3,[R0]
CMP R12,#0x00
BNE __RME_A7A_Fetch_Add
MOV R0,R2
BX LR
/* End Function:__RME_A7A_Fetch_Add *****************************************/
/* Function:__RME_A7A_Fetch_And **********************************************
Description : The fetch-and-logic-and atomic instruction. Logic AND the pointer
value with the operand, and return the value before logic AND.
Input : ptr_t* Ptr - The pointer to the data.
cnt_t Operand - The number to logic AND with the destination.
Output : ptr_t* Ptr - The pointer to the data.
Return : ptr_t - The value before the AND operation.
******************************************************************************/
__RME_A7A_Fetch_And:
LDREX R2,[R0]
AND R3,R2,R1
STREX R12,R3,[R0]
CMP R12,#0x00
BNE __RME_A7A_Fetch_Add
MOV R0,R2
BX LR
/* End Function:__RME_A7A_Fetch_And *****************************************/
/* Function:__RME_A7A_Read_Acquire *******************************************
Description : The read-acquire memory fence, to avoid read/write reorderings.
Input : rme_ptr_t* R0 - Address to read from.
Output : None.
Return : None.
******************************************************************************/
__RME_A7A_Read_Acquire:
LDR R0,[R0]
DMB
BX LR
/* End Function:__RME_A7A_Read_Acquire **************************************/
/* Function:__RME_A7A_Write_Release ******************************************
Description : The write-release memory fence, to avoid read/write reorderings.
Input : rme_ptr_t* R0 - Address to write to.
rme_ptr_t R1 - Content to write to the address.
Output : None.
Return : None.
******************************************************************************/
__RME_A7A_Write_Release:
DMB
STR R1,[R0]
BX LR
/* End Function:__RME_A7A_Write_Release *************************************/
/* Function:__RME_Int_Disable *************************************************
Description : The function for disabling all interrupts.
Input : None.
Output : None.
Return : None.
******************************************************************************/
__RME_Int_Disable:
CPSID I
BX LR
/* End Function:__RME_Int_Disable ********************************************/
/* Function:__RME_Int_Enable **************************************************
Description : The function for enabling all interrupts.
Input : None.
Output : None.
Return : None.
******************************************************************************/
__RME_Int_Enable:
CPSIE I
BX LR
/* End Function:__RME_Int_Enable *********************************************/
/* Function:__RME_A7A_Halt ***************************************************
Description : Wait until a new interrupt comes, to save power.
Input : None.
Output : None.
Return : None.
******************************************************************************/
__RME_A7A_Halt:
/* Wait for interrupt */
WFI
BX LR
/* End Function:__RME_A7A_Halt **********************************************/
/* Function:_RME_Kmain ********************************************************
Description : The entry address of the kernel. Never returns.
Input : ptr_t Stack - The stack address to set SP to.
Output : None.
Return : None.
******************************************************************************/
_RME_Kmain:
MOV R0,SP
BL RME_Kmain
/* End Function:_RME_Kmain ***************************************************/
/* Function:__RME_A7A_MSB_Get ************************************************
Description : Get the MSB of the word. The kernel is guaranteed not to call this
function with a zero word, so we don't need to handle this edge case
actually.
Input : ptr_t Val - The value.
Output : None.
Return : ptr_t - The MSB position.
******************************************************************************/
__RME_A7A_MSB_Get:
CLZ R1,R0
MOV R0,#31
SUB R0,R1
BX LR
/* End Function:__RME_A7A_MSB_Get *******************************************/
/* Function:__RME_User_Enter *********************************************
Description : Entering of the user mode, after the system finish its preliminary
booting. The function shall never return. This function should only
be used to boot the first process in the system.
Note that ARMv7 alone does not support VE instructions, hence no MSR
_usr, etc instructions are available. UDIV is not mandatory in base V7
thus Cortex-A7 actually supports MORE than Cortex-A9.
LDM cannot change base register by "!" when accessing user registers.
Even user-level SP cannot appear in list when exception returning
with kernel-level SP (!).
Input : ptr_t Entry - The user execution startpoint.
ptr_t Stack - The user stack.
ptr_t CPUID - The CPUID.
Output : None.
Return : None.
******************************************************************************/
__RME_User_Enter:
PUSH {R0}
PUSH {R1}
MOV R0,R2
/* Prepare the SPSR for user-level */
LDR R2,=0x600F0010
MSR SPSR_cxsf,R2
/* Exception return as well as restoring user-level SP and PC */
MOV R2,SP
LDMIA R2,{SP}^
ADD SP,R2,#0x04
LDMIA SP!,{PC}^
/* End Function:__RME_User_Enter ****************************************/
/* Function:Reset_Handler *****************************************************
Description : The reset handler routine. This is not used in ARM, and is thus
a dead loop.
Input : None.
Output : None.
Return : None.
******************************************************************************/
Reset_Handler:
Unused_Handler:
B .
/* End Function:Reset_Handler ************************************************/
/* Function:Undefined_Handler *************************************************
Description : The undefined instruction handler routine.
Input : None.
Output : None.
Return : None.
******************************************************************************/
/* Save all general-purpose registers */
.macro SAVE_GP_REGS
/* Save user-mode PC */
PUSH {LR}
/* Save user-mode SP and LR */
STMDB SP,{SP,LR}^
SUB SP,SP,#0x08
/* Save user-mode general-purpose registers */
PUSH {R0-R12}
/* Save user-mode PSR */
MRS R0,SPSR
PUSH {R0}
MOV R0,SP
.endm
/* Restore all general-purpose registers */
.macro RESTORE_GP_REGS
/* Restore user-mode PSR */
POP {R0}
MSR SPSR_cxsf,R0
/* Restore user-mode general purpose registers */
POP {R0-R12}
/* Restore user-mode SP and LR */
LDMIA SP,{SP,LR}^
ADD SP,SP,#0x08
/* Restore user-mode PC */
LDMIA SP!,{PC}^
.endm
Undefined_Handler:
SAVE_GP_REGS
BL __RME_A7A_Undefined_Handler
RESTORE_GP_REGS
/* End Function:Undefined_Handler ********************************************/
/* Function:Prefetch_Abort_Handler ********************************************
Description : The prefetch abort handler routine.
Input : None.
Output : None.
Return : None.
******************************************************************************/
Prefetch_Abort_Handler:
SAVE_GP_REGS
BL __RME_A7A_Prefetch_Abort_Handler
RESTORE_GP_REGS
/* End Function:Prefetch_Abort_Handler ***************************************/
/* Function:Data_Abort_Handler ************************************************
Description : The data abort handler routine.
Input : None.
Output : None.
Return : None.
******************************************************************************/
Data_Abort_Handler:
SAVE_GP_REGS
BL __RME_A7A_Data_Abort_Handler
RESTORE_GP_REGS
/* End Function:Data_Abort_Handler *******************************************/
/* Function:SVC_Handler *******************************************************
Description : The SVC handler routine.
Input : None.
Output : None.
Return : None.
******************************************************************************/
SVC_Handler:
SAVE_GP_REGS
BL _RME_Svc_Handler
RESTORE_GP_REGS
/* End Function:SVC_Handler **************************************************/
/* Function:IRQ_Handler *******************************************************
Description : The IRQ handler routine.
Input : None.
Output : None.
Return : None.
******************************************************************************/
IRQ_Handler:
//LDR R0,=0x41210000
//LDR R1,=0x55555555
// STR R1,[R0]
// B .
SAVE_GP_REGS
BL __RME_A7A_IRQ_Handler
RESTORE_GP_REGS
/* End Function:IRQ_Handler **************************************************/
/* Function:FIQ_Handler *******************************************************
Description : The FIQ handler routine. Different from other routines, this routine
will not call a C function, but should be supplied by the user him/
herself. It is the user's responsibility to fill in anything he/she
wants.
Input : None.
Output : None.
Return : None.
******************************************************************************/
FIQ_Handler:
B .
.ltorg
/* End Function:FIQ_Handler **************************************************/
/* End Of File ***************************************************************/
/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
|
zhitian111/WaterOS
| 7,715
|
src/asm/riscv/wateros_platform_riscv64_gcc.S
|
/* 该文件中存储而是 RISC-V 64 架构下的操作系统启动前的准备工作的代码，
包括设置栈指针、设置页表、调用 Rust 程序的入口函数等。 */
/* 段定义: .text.entry */
.section .text.entry
/* 符号导出 */
.globl _start
.globl boot_stack_lower_bound
.globl boot_stack_top
.global sigreturn_trampoline
.global setup_vm
/* 系统宏定义 */
#define STACK_SIZE_LOG2 16
#define STACK_SIZE (1 << STACK_SIZE_LOG2)
#define UART_BASE 0x10000000
#define UART_VIRT_BASE 0x10000000
.equ KERNEL_OFFSET, 0xffffffc000000000 // 内核空间的起始地址
/*
* 操作系统的入口函数，这个函数执行以下操作：
* 1. 设置栈指针
* 2. 设置页表
* 3. 调用 Rust 程序的入口函数
*/
_start:
// 输出提示信息
li t0, UART_BASE
call boot_info_prefix
li t1, 'B'
sb t1, 0(t0)
li t1, 'o'
sb t1, 0(t0)
li t1, 'o'
sb t1, 0(t0)
li t1, 't'
sb t1, 0(t0)
li t1, ' '
sb t1, 0(t0)
li t1, 'S'
sb t1, 0(t0)
li t1, 't'
sb t1, 0(t0)
li t1, 'a'
sb t1, 0(t0)
li t1, 'r'
sb t1, 0(t0)
li t1, 't'
sb t1, 0(t0)
li t1, '!'
sb t1, 0(t0)
li t1, '\n'
sb t1, 0(t0)
li t1, '\r'
sb t1, 0(t0)
// 获取核心编号
// csrr t0, mhartid
mv t0, a0 // 保存核心编号到 t0 (opensbi启动时传入a0寄存器)
bnez t0, park_core // 如果是核心 0，则进入休眠状态，等待其他核心启动
mv tp, t0
// 设置栈指针, 每个核心分配一个 kstack
// t0 = hart id
// pc = 0x00200000
slli a0, t0, STACK_SIZE_LOG2 // 左移 16 位，得到每个核心的栈大小 (2^16 = 64KB)
// 获取栈顶地址
la sp, boot_stack_top
// 设置栈底地址
sub sp, sp, t0 // sp = stack top - hart_id * stack_size
// 设置SUM (Supervisor User Memory)位，允许内核和用户模式访问相同的内存
csrr a0, sstatus // 读取sstatus寄存器
li a2, 1<<18 // 设置SUM位
or a0, a0, a2 // 使能SUM位
csrw sstatus, a0 // 写入sstatus寄存器
j setup_vm
entry_rust:
// 跳转到 Rust 程序的入口函数
// la ra, rust_main /* 正确加载地址 */
// 输出提示信息
li t0, UART_VIRT_BASE
call boot_info_prefix
li t1, 'R'
sb t1, 0(t0)
li t1, 'u'
sb t1, 0(t0)
li t1, 's'
sb t1, 0(t0)
li t1, 't'
sb t1, 0(t0)
li t1, 'i'
sb t1, 0(t0)
li t1, 'n'
sb t1, 0(t0)
li t1, 'g'
sb t1, 0(t0)
li t1, '!'
sb t1, 0(t0)
li t1, '\n'
sb t1, 0(t0)
li t1, '\r'
// lui ra, %hi(rust_main)
// jalr ra /* 跳转 */
call rust_main // 调用 Rust 程序的入口函数
// call rust_main
// call rust_main
park_core:
wfi
j park_core
/*
* 设置页表
* 这个函数的作用是设置页表，将内核空间映射到物理地址 0x80000000
*/
setup_vm:
// since the base addr is 0xffff_ffc0_0020_0000
// 设置页表寄存器satp
/*63 60 59 44 43 0
* ---------------------------------------------------------------------
*| MODE | ASID | PPN |
* ---------------------------------------------------------------------
*/
/*RV 64
* ----------------------------------------------------------
* | Value | Name | Description |
* |----------------------------------------------------------|
* | 0 | Bare | No translation or protection |
* | 1 - 7 | --- | Reserved for standard use |
* | 8 | Sv39 | Page-based 39 bit virtual addressing | <-- 我们使用的mode
* | 9 | Sv48 | Page-based 48 bit virtual addressing |
* | 10 | Sv57 | Page-based 57 bit virtual addressing |
* | 11 | Sv64 | Page-based 64 bit virtual addressing |
* | 12 - 13 | --- | Reserved for standard use |
* | 14 - 15 | --- | Reserved for standard use |
* -----------------------------------------------------------
*/
la ra, UART_BASE
li t1, '['
sb t1, 0(ra)
li t1, ' '
sb t1, 0(ra)
li t1, 'B'
sb t1, 0(ra)
li t1, 'o'
sb t1, 0(ra)
li t1, 'o'
sb t1, 0(ra)
li t1, 't'
sb t1, 0(ra)
li t1, ' '
sb t1, 0(ra)
li t1, ']'
sb t1, 0(ra)
li t1, '\t'
sb t1, 0(ra)
li t1, 'B'
sb t1, 0(ra)
li t1, 'o'
sb t1, 0(ra)
li t1, 'o'
sb t1, 0(ra)
li t1, 't'
sb t1, 0(ra)
li t1, ' '
sb t1, 0(ra)
li t1, 'P'
sb t1, 0(ra)
li t1, 'a'
sb t1, 0(ra)
li t1, 'g'
sb t1, 0(ra)
li t1, 'e'
sb t1, 0(ra)
li t1, 't'
sb t1, 0(ra)
li t1, 'a'
sb t1, 0(ra)
li t1, 'b'
sb t1, 0(ra)
li t1, 'l'
sb t1, 0(ra)
li t1, 'e'
sb t1, 0(ra)
li t1, '!'
sb t1, 0(ra)
li t1, '\n'
sb t1, 0(ra)
li t1, '\r'
sb t1, 0(ra)
la t0, boot_pagetable // 内核启动时的页表物理地址
li t1, 0x0000008FFFFFFFFF
and t0, t0, t1 // 虚拟地址转物理地址
srli t0, t0, 12 // 右移 12 位，得到PNN
li t1, 8 // 设置MODE段为8, 表示SV39页表格式
slli t1, t1, 60 // 左移 60 位，得到页表项格式
or t0, t0, t1 // 合并PNN和页表项格式
csrw satp, t0 // 写入页表寄存器
// 刷新TLB
sfence.vma
sfence.vma
sfence.vma
la ra, entry_rust
jr ra
/*
* 打印寄存器内容
* 这个函数的作用是打印寄存器a0的内容，用于调试
* 这个函数遵循标准调用约定，参数a0是需要打印的寄存器，会破坏a0-a4寄存器的值
* 仅在未开启MMU的时候有效
*/
print_register:
li a3, 64
print_a_bit:
li a4, UART_BASE
li a1, 0x8000000000000000
and a2, a0, a1
srli a2, a2, 63
add a2, a2, '0'
sb a2, 0(a4)
slli a0, a0, 1
addi a3, a3, -1
bnez a3, print_a_bit
li a2, '\n'
sb a2, 0(a4)
ret
boot_info_prefix:
li t0, UART_BASE
li t1, '['
sb t1, 0(t0)
li t1, ' '
sb t1, 0(t0)
li t1, 'B'
sb t1, 0(t0)
li t1, 'o'
sb t1, 0(t0)
li t1, 'o'
sb t1, 0(t0)
li t1, 't'
sb t1, 0(t0)
li t1, ' '
sb t1, 0(t0)
li t1, ']'
sb t1, 0(t0)
li t1, '\t'
sb t1, 0(t0)
ret
.section .bss.stack
.align 12
boot_stack_lower_bound:
.space 4096 * 16 * 8 // 8 CPUS at most
/*
* 位于.data 段的符号，表明系统栈区的栈顶地址
*/
boot_stack_top:
/*
* 内核启动时使用的页表的起始地址定义
* 使用SV39页表格式
*/
/* L2 根页表 */
.section .text
.align 12
boot_pagetable:
/*63 54 53 28 27 19 18 10 9 8 7 6 5 4 3 2 1 0
* -----------------------------------------------------------------------
*| Reserved | PPN[2] | PPN[1] | PPN[0] | RSW |D|A|G|U|X|W|R|V|
* -----------------------------------------------------------------------
* | | | | | | | | |
* | | | | | | | | `---- V - Valid
* | | | | | | | `------ R - Readable
* | | | | | | `-------- W - Writable
* | | | | | `---------- X - Executable
* | | | | `------------ U - User
* | | | `-------------- G - Global
* | | `---------------- A - Accessed
* | `------------------ D - Dirty (0 in page directory)
* `---------------------- Reserved for supervisor software
*/
/* L2 根页表（单级，1GB 巨页） */
// L2[0]: 1GB 巨页 恒等映射, 内核空间
.quad (0x00000000 >> 30 << 28) | 0xCF
// L2[1]: 1GB 巨页 恒等映射, 内核空间
.quad (0x40000000 >> 30 << 28) | 0xCF
// L2[2]: 1GB 巨页 恒等映射, 内核空间
.quad (0x80000000 >> 30 << 28) | 0xCF
// L2[3]: 1GB 巨页 0xC0000000->0x80000000, 用户空间
.quad (0x80000000 >> 30 << 28) | 0x1F
// 填充L2[4]到L2[98]
.zero 8 * 254
// L2[258]: 1GB 巨页 映射到内核空间
.quad (0x80000000 >> 30 << 28) | 0xCF
// 填充剩余表项
.zero 8
.section .text.trampoline
.align 12
/*
* 信号处理函数的中断陷阱
* 这个函数的作用是将控制权转移到 Rust 程序的信号处理函数中
* 也可以用来测试ecall指令的功能
*/
sigreturn_trampoline:
li a7,139
ecall
|
ZhiyuanSue/Component-Microkernel
| 1,598
|
modules/axhal/linker.lds.S
|
OUTPUT_ARCH(%ARCH%)
BASE_ADDRESS = %KERNEL_BASE%;
ENTRY(_start)
SECTIONS
{
. = BASE_ADDRESS;
_skernel = .;
.text : ALIGN(4K) {
_stext = .;
*(.text.boot)
*(.text .text.*)
. = ALIGN(4K);
_etext = .;
}
.rodata : ALIGN(4K) {
_srodata = .;
*(.rodata .rodata.*)
*(.srodata .srodata.*)
*(.sdata2 .sdata2.*)
. = ALIGN(4K);
_erodata = .;
}
.data : ALIGN(4K) {
_sdata = .;
*(.data.boot_page_table)
. = ALIGN(4K);
*(.data .data.*)
*(.sdata .sdata.*)
*(.got .got.*)
}
.tdata : ALIGN(0x10) {
_stdata = .;
*(.tdata .tdata.*)
_etdata = .;
}
.tbss : ALIGN(0x10) {
_stbss = .;
*(.tbss .tbss.*)
*(.tcommon)
_etbss = .;
}
. = ALIGN(4K);
_percpu_start = .;
.percpu 0x0 : AT(_percpu_start) {
_percpu_load_start = .;
*(.percpu .percpu.*)
_percpu_load_end = .;
. = ALIGN(64);
_percpu_size_aligned = .;
. = _percpu_load_start + _percpu_size_aligned * %SMP%;
}
. = _percpu_start + SIZEOF(.percpu);
_percpu_end = .;
. = ALIGN(4K);
_edata = .;
.bss : ALIGN(4K) {
boot_stack = .;
*(.bss.stack)
. = ALIGN(4K);
boot_stack_top = .;
_sbss = .;
*(.bss .bss.*)
*(.sbss .sbss.*)
*(COMMON)
. = ALIGN(4K);
_ebss = .;
}
_ekernel = .;
/DISCARD/ : {
*(.comment) *(.gnu*) *(.note*) *(.eh_frame*)
}
}
|
ZhiyuanSue/Component-Microkernel
| 4,307
|
modules/axhal/src/platform/x86_pc/multiboot.S
|
# Bootstrapping from 32-bit with the Multiboot specification.
# See https://www.gnu.org/software/grub/manual/multiboot/multiboot.html
.section .text.boot
.code32
.global _start
_start:
mov edi, eax # arg1: magic: 0x2BADB002
mov esi, ebx # arg2: multiboot info
jmp bsp_entry32
.balign 4
.type multiboot_header, STT_OBJECT
multiboot_header:
.int {mb_hdr_magic} # magic: 0x1BADB002
.int {mb_hdr_flags} # flags
.int -({mb_hdr_magic} + {mb_hdr_flags}) # checksum
.int multiboot_header - {offset} # header_addr
.int _skernel - {offset} # load_addr
.int _edata - {offset} # load_end
.int _ebss - {offset} # bss_end_addr
.int _start - {offset} # entry_addr
# Common code in 32-bit, prepare states to enter 64-bit.
.macro ENTRY32_COMMON
# set data segment selectors
mov ax, 0x18
mov ss, ax
mov ds, ax
mov es, ax
mov fs, ax
mov gs, ax
# set PAE, PGE bit in CR4
mov eax, {cr4}
mov cr4, eax
# load the temporary page table
lea eax, [.Ltmp_pml4 - {offset}]
mov cr3, eax
# set LME, NXE bit in IA32_EFER
mov ecx, {efer_msr}
mov edx, 0
mov eax, {efer}
wrmsr
# set protected mode, write protect, paging bit in CR0
mov eax, {cr0}
mov cr0, eax
.endm
# Common code in 64-bit
.macro ENTRY64_COMMON
# clear segment selectors
xor ax, ax
mov ss, ax
mov ds, ax
mov es, ax
mov fs, ax
mov gs, ax
.endm
.code32
bsp_entry32:
lgdt [.Ltmp_gdt_desc - {offset}] # load the temporary GDT
ENTRY32_COMMON
ljmp 0x10, offset bsp_entry64 - {offset} # 0x10 is code64 segment
.code32
.global ap_entry32
ap_entry32:
ENTRY32_COMMON
ljmp 0x10, offset ap_entry64 - {offset} # 0x10 is code64 segment
.code64
bsp_entry64:
ENTRY64_COMMON
# set RSP to boot stack
movabs rsp, offset {boot_stack}
add rsp, {boot_stack_size}
# call rust_entry(magic, mbi)
movabs rax, offset {entry}
call rax
jmp .Lhlt
.code64
ap_entry64:
ENTRY64_COMMON
# set RSP to high address (already set in ap_start.S)
mov rax, {offset}
add rsp, rax
# call rust_entry_secondary(magic)
mov rdi, {mb_magic}
movabs rax, offset {entry_secondary}
call rax
jmp .Lhlt
.Lhlt:
hlt
jmp .Lhlt
.section .rodata
.balign 8
.Ltmp_gdt_desc:
.short .Ltmp_gdt_end - .Ltmp_gdt - 1 # limit
.long .Ltmp_gdt - {offset} # base
.section .data
.balign 16
.Ltmp_gdt:
.quad 0x0000000000000000 # 0x00: null
.quad 0x00cf9b000000ffff # 0x08: code segment (base=0, limit=0xfffff, type=32bit code exec/read, DPL=0, 4k)
.quad 0x00af9b000000ffff # 0x10: code segment (base=0, limit=0xfffff, type=64bit code exec/read, DPL=0, 4k)
.quad 0x00cf93000000ffff # 0x18: data segment (base=0, limit=0xfffff, type=32bit data read/write, DPL=0, 4k)
.Ltmp_gdt_end:
.balign 4096
.Ltmp_pml4:
# 0x0000_0000 ~ 0xffff_ffff
.quad .Ltmp_pdpt_low - {offset} + 0x3 # PRESENT | WRITABLE | paddr(tmp_pdpt)
.zero 8 * 510
# 0xffff_ff80_0000_0000 ~ 0xffff_ff80_ffff_ffff
.quad .Ltmp_pdpt_high - {offset} + 0x3 # PRESENT | WRITABLE | paddr(tmp_pdpt)
# FIXME: may not work on macOS using hvf as the CPU does not support 1GB page (pdpe1gb)
.Ltmp_pdpt_low:
.quad 0x0000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x0)
.quad 0x40000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x4000_0000)
.quad 0x80000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x8000_0000)
.quad 0xc0000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0xc000_0000)
.zero 8 * 508
.Ltmp_pdpt_high:
.quad 0x0000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x0)
.quad 0x40000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x4000_0000)
.quad 0x80000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x8000_0000)
.quad 0xc0000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0xc000_0000)
.zero 8 * 508
|
ZhiyuanSue/Component-Microkernel
| 1,965
|
modules/axhal/src/platform/x86_pc/ap_start.S
|
# Boot application processors into the protected mode.
# Each non-boot CPU ("AP") is started up in response to a STARTUP
# IPI from the boot CPU. Section B.4.2 of the Multi-Processor
# Specification says that the AP will start in real mode with CS:IP
# set to XY00:0000, where XY is an 8-bit value sent with the
# STARTUP. Thus this code must start at a 4096-byte boundary.
#
# Because this code sets DS to zero, it must sit
# at an address in the low 2^16 bytes.
.equ pa_ap_start32, ap_start32 - ap_start + {start_page_paddr}
.equ pa_ap_gdt, .Lap_tmp_gdt - ap_start + {start_page_paddr}
.equ pa_ap_gdt_desc, .Lap_tmp_gdt_desc - ap_start + {start_page_paddr}
.equ stack_ptr, {start_page_paddr} + 0xff0
.equ entry_ptr, {start_page_paddr} + 0xff8
# 0x6000
.section .text
.code16
.p2align 12
.global ap_start
ap_start:
cli
wbinvd
xor ax, ax
mov ds, ax
mov es, ax
mov ss, ax
mov fs, ax
mov gs, ax
# load the 64-bit GDT
lgdt [pa_ap_gdt_desc]
# switch to protected-mode
mov eax, cr0
or eax, (1 << 0)
mov cr0, eax
# far jump to 32-bit code. 0x8 is code32 segment selector
ljmp 0x8, offset pa_ap_start32
.code32
ap_start32:
mov esp, [stack_ptr]
mov eax, [entry_ptr]
jmp eax
.balign 8
# .type multiboot_header, STT_OBJECT
.Lap_tmp_gdt_desc:
.short .Lap_tmp_gdt_end - .Lap_tmp_gdt - 1 # limit
.long pa_ap_gdt # base
.balign 16
.Lap_tmp_gdt:
.quad 0x0000000000000000 # 0x00: null
.quad 0x00cf9b000000ffff # 0x08: code segment (base=0, limit=0xfffff, type=32bit code exec/read, DPL=0, 4k)
.quad 0x00af9b000000ffff # 0x10: code segment (base=0, limit=0xfffff, type=64bit code exec/read, DPL=0, 4k)
.quad 0x00cf93000000ffff # 0x18: data segment (base=0, limit=0xfffff, type=32bit data read/write, DPL=0, 4k)
.Lap_tmp_gdt_end:
# 0x7000
.p2align 12
.global ap_end
ap_end:
|
ZhiyuanSue/Component-Microkernel
| 1,505
|
modules/axhal/src/arch/x86_64/trap.S
|
.equ NUM_INT, 256
.altmacro
.macro DEF_HANDLER, i
.Ltrap_handler_\i:
.if \i == 8 || (\i >= 10 && \i <= 14) || \i == 17
# error code pushed by CPU
push \i # interrupt vector
jmp .Ltrap_common
.else
push 0 # fill in error code in TrapFrame
push \i # interrupt vector
jmp .Ltrap_common
.endif
.endm
.macro DEF_TABLE_ENTRY, i
.quad .Ltrap_handler_\i
.endm
.section .text
.code64
_trap_handlers:
.set i, 0
.rept NUM_INT
DEF_HANDLER %i
.set i, i + 1
.endr
.Ltrap_common:
test byte ptr [rsp + 3 * 8], 3 # swap GS if it comes from user space
jz 1f
swapgs
1:
push r15
push r14
push r13
push r12
push r11
push r10
push r9
push r8
push rdi
push rsi
push rbp
push rbx
push rdx
push rcx
push rax
mov rdi, rsp
call x86_trap_handler
pop rax
pop rcx
pop rdx
pop rbx
pop rbp
pop rsi
pop rdi
pop r8
pop r9
pop r10
pop r11
pop r12
pop r13
pop r14
pop r15
test byte ptr [rsp + 3 * 8], 3 # swap GS back if return to user space
jz 2f
swapgs
2:
add rsp, 16 # pop vector, error_code
iretq
.section .rodata
.global trap_handler_table
trap_handler_table:
.set i, 0
.rept NUM_INT
DEF_TABLE_ENTRY %i
.set i, i + 1
.endr
|
Zofyan/rusty-gb
| 1,981
|
test-roms/gb-test-roms-master/cpu_instrs/source/03-op sp,hl.s
|
; Tests SP/HL instructions
;.define PRINT_CHECKSUMS 1
.include "shell.inc"
.include "instr_test.s"
instrs:
.byte $33,0,0 ; INC SP
.byte $3B,0,0 ; DEC SP
.byte $39,0,0 ; ADD HL,SP
.byte $F9,0,0 ; LD SP,HL
.byte $E8,$01,0 ; ADD SP,1
.byte $E8,$FF,0 ; ADD SP,-1
.byte $F8,$01,0 ; LD HL,SP+1
.byte $F8,$FF,0 ; LD HL,SP-1
instrs_end:
test_instr:
; C = flags register
ld c,$00
call test
ld c,$F0
call test
ret
test:
; Go through each value for HL
ld hl,values
hl_loop:
ld e,(hl)
inc hl
ld d,(hl)
inc hl
push hl
; Go through each value for SP
ld hl,values
values_loop:
push bc
push de
push hl
push bc
pop af
; Switch stack
ld (temp),sp
ld a,(hl+)
ld h,(hl)
ld l,a
; call print_regs
ld sp,hl
; Set registers
ld h,d
ld l,e
ld a,$12
ld bc,$5691
ld de,$9ABC
jp instr
instr_done:
; Save new SP and switch to yet another stack
ld (temp+2),sp
ld sp,$DF70
call checksum_af_bc_de_hl
; Checksum SP
ld a,(temp+2)
call update_crc_fast
ld a,(temp+3)
call update_crc_fast
ldsp temp
pop hl
pop de
pop bc
inc hl
inc hl
ld a,l
cp <values_end
jr nz,values_loop
pop hl
ld a,l
cp <values_end
jr nz,hl_loop
ret
values:
.word $0000,$0001,$000F,$0010,$001F,$007F,$0080,$00FF
.word $0100,$0F00,$1F00,$1000,$7FFF,$8000,$FFFF
values_end:
.word $0000,$0001,$000F,$0010,$001F,$007F,$0080,$00FF
.word $0100,$0F00,$1F00,$1000,$7FFF,$8000,$FFFF
checksums:
.byte $BC,$F4,$CD,$8C,$C7,$5E,$89,$E5,$36,$65,$21,$55,$D6,$6A,$2A,$FF
.byte $EB,$34,$37,$B9,$08,$5F,$22,$13,$B6,$2A,$37,$C3,$72,$43,$5C,$4D
|
Zofyan/rusty-gb
| 9,892
|
test-roms/gb-test-roms-master/cpu_instrs/source/10-bit ops.s
|
; Tests most register instructions.
; Takes 15 seconds.
;.define PRINT_CHECKSUMS 1
.include "shell.inc"
.include "instr_test.s"
instrs:
.byte $CB,$40,0 ; BIT 0,B
.byte $CB,$41,0 ; BIT 0,C
.byte $CB,$42,0 ; BIT 0,D
.byte $CB,$43,0 ; BIT 0,E
.byte $CB,$44,0 ; BIT 0,H
.byte $CB,$45,0 ; BIT 0,L
.byte $CB,$47,0 ; BIT 0,A
.byte $CB,$48,0 ; BIT 1,B
.byte $CB,$49,0 ; BIT 1,C
.byte $CB,$4A,0 ; BIT 1,D
.byte $CB,$4B,0 ; BIT 1,E
.byte $CB,$4C,0 ; BIT 1,H
.byte $CB,$4D,0 ; BIT 1,L
.byte $CB,$4F,0 ; BIT 1,A
.byte $CB,$50,0 ; BIT 2,B
.byte $CB,$51,0 ; BIT 2,C
.byte $CB,$52,0 ; BIT 2,D
.byte $CB,$53,0 ; BIT 2,E
.byte $CB,$54,0 ; BIT 2,H
.byte $CB,$55,0 ; BIT 2,L
.byte $CB,$57,0 ; BIT 2,A
.byte $CB,$58,0 ; BIT 3,B
.byte $CB,$59,0 ; BIT 3,C
.byte $CB,$5A,0 ; BIT 3,D
.byte $CB,$5B,0 ; BIT 3,E
.byte $CB,$5C,0 ; BIT 3,H
.byte $CB,$5D,0 ; BIT 3,L
.byte $CB,$5F,0 ; BIT 3,A
.byte $CB,$60,0 ; BIT 4,B
.byte $CB,$61,0 ; BIT 4,C
.byte $CB,$62,0 ; BIT 4,D
.byte $CB,$63,0 ; BIT 4,E
.byte $CB,$64,0 ; BIT 4,H
.byte $CB,$65,0 ; BIT 4,L
.byte $CB,$67,0 ; BIT 4,A
.byte $CB,$68,0 ; BIT 5,B
.byte $CB,$69,0 ; BIT 5,C
.byte $CB,$6A,0 ; BIT 5,D
.byte $CB,$6B,0 ; BIT 5,E
.byte $CB,$6C,0 ; BIT 5,H
.byte $CB,$6D,0 ; BIT 5,L
.byte $CB,$6F,0 ; BIT 5,A
.byte $CB,$70,0 ; BIT 6,B
.byte $CB,$71,0 ; BIT 6,C
.byte $CB,$72,0 ; BIT 6,D
.byte $CB,$73,0 ; BIT 6,E
.byte $CB,$74,0 ; BIT 6,H
.byte $CB,$75,0 ; BIT 6,L
.byte $CB,$77,0 ; BIT 6,A
.byte $CB,$78,0 ; BIT 7,B
.byte $CB,$79,0 ; BIT 7,C
.byte $CB,$7A,0 ; BIT 7,D
.byte $CB,$7B,0 ; BIT 7,E
.byte $CB,$7C,0 ; BIT 7,H
.byte $CB,$7D,0 ; BIT 7,L
.byte $CB,$7F,0 ; BIT 7,A
.byte $CB,$80,0 ; RES 0,B
.byte $CB,$81,0 ; RES 0,C
.byte $CB,$82,0 ; RES 0,D
.byte $CB,$83,0 ; RES 0,E
.byte $CB,$84,0 ; RES 0,H
.byte $CB,$85,0 ; RES 0,L
.byte $CB,$87,0 ; RES 0,A
.byte $CB,$88,0 ; RES 1,B
.byte $CB,$89,0 ; RES 1,C
.byte $CB,$8A,0 ; RES 1,D
.byte $CB,$8B,0 ; RES 1,E
.byte $CB,$8C,0 ; RES 1,H
.byte $CB,$8D,0 ; RES 1,L
.byte $CB,$8F,0 ; RES 1,A
.byte $CB,$90,0 ; RES 2,B
.byte $CB,$91,0 ; RES 2,C
.byte $CB,$92,0 ; RES 2,D
.byte $CB,$93,0 ; RES 2,E
.byte $CB,$94,0 ; RES 2,H
.byte $CB,$95,0 ; RES 2,L
.byte $CB,$97,0 ; RES 2,A
.byte $CB,$98,0 ; RES 3,B
.byte $CB,$99,0 ; RES 3,C
.byte $CB,$9A,0 ; RES 3,D
.byte $CB,$9B,0 ; RES 3,E
.byte $CB,$9C,0 ; RES 3,H
.byte $CB,$9D,0 ; RES 3,L
.byte $CB,$9F,0 ; RES 3,A
.byte $CB,$A0,0 ; RES 4,B
.byte $CB,$A1,0 ; RES 4,C
.byte $CB,$A2,0 ; RES 4,D
.byte $CB,$A3,0 ; RES 4,E
.byte $CB,$A4,0 ; RES 4,H
.byte $CB,$A5,0 ; RES 4,L
.byte $CB,$A7,0 ; RES 4,A
.byte $CB,$A8,0 ; RES 5,B
.byte $CB,$A9,0 ; RES 5,C
.byte $CB,$AA,0 ; RES 5,D
.byte $CB,$AB,0 ; RES 5,E
.byte $CB,$AC,0 ; RES 5,H
.byte $CB,$AD,0 ; RES 5,L
.byte $CB,$AF,0 ; RES 5,A
.byte $CB,$B0,0 ; RES 6,B
.byte $CB,$B1,0 ; RES 6,C
.byte $CB,$B2,0 ; RES 6,D
.byte $CB,$B3,0 ; RES 6,E
.byte $CB,$B4,0 ; RES 6,H
.byte $CB,$B5,0 ; RES 6,L
.byte $CB,$B7,0 ; RES 6,A
.byte $CB,$B8,0 ; RES 7,B
.byte $CB,$B9,0 ; RES 7,C
.byte $CB,$BA,0 ; RES 7,D
.byte $CB,$BB,0 ; RES 7,E
.byte $CB,$BC,0 ; RES 7,H
.byte $CB,$BD,0 ; RES 7,L
.byte $CB,$BF,0 ; RES 7,A
.byte $CB,$C0,0 ; SET 0,B
.byte $CB,$C1,0 ; SET 0,C
.byte $CB,$C2,0 ; SET 0,D
.byte $CB,$C3,0 ; SET 0,E
.byte $CB,$C4,0 ; SET 0,H
.byte $CB,$C5,0 ; SET 0,L
.byte $CB,$C7,0 ; SET 0,A
.byte $CB,$C8,0 ; SET 1,B
.byte $CB,$C9,0 ; SET 1,C
.byte $CB,$CA,0 ; SET 1,D
.byte $CB,$CB,0 ; SET 1,E
.byte $CB,$CC,0 ; SET 1,H
.byte $CB,$CD,0 ; SET 1,L
.byte $CB,$CF,0 ; SET 1,A
.byte $CB,$D0,0 ; SET 2,B
.byte $CB,$D1,0 ; SET 2,C
.byte $CB,$D2,0 ; SET 2,D
.byte $CB,$D3,0 ; SET 2,E
.byte $CB,$D4,0 ; SET 2,H
.byte $CB,$D5,0 ; SET 2,L
.byte $CB,$D7,0 ; SET 2,A
.byte $CB,$D8,0 ; SET 3,B
.byte $CB,$D9,0 ; SET 3,C
.byte $CB,$DA,0 ; SET 3,D
.byte $CB,$DB,0 ; SET 3,E
.byte $CB,$DC,0 ; SET 3,H
.byte $CB,$DD,0 ; SET 3,L
.byte $CB,$DF,0 ; SET 3,A
.byte $CB,$E0,0 ; SET 4,B
.byte $CB,$E1,0 ; SET 4,C
.byte $CB,$E2,0 ; SET 4,D
.byte $CB,$E3,0 ; SET 4,E
.byte $CB,$E4,0 ; SET 4,H
.byte $CB,$E5,0 ; SET 4,L
.byte $CB,$E7,0 ; SET 4,A
.byte $CB,$E8,0 ; SET 5,B
.byte $CB,$E9,0 ; SET 5,C
.byte $CB,$EA,0 ; SET 5,D
.byte $CB,$EB,0 ; SET 5,E
.byte $CB,$EC,0 ; SET 5,H
.byte $CB,$ED,0 ; SET 5,L
.byte $CB,$EF,0 ; SET 5,A
.byte $CB,$F0,0 ; SET 6,B
.byte $CB,$F1,0 ; SET 6,C
.byte $CB,$F2,0 ; SET 6,D
.byte $CB,$F3,0 ; SET 6,E
.byte $CB,$F4,0 ; SET 6,H
.byte $CB,$F5,0 ; SET 6,L
.byte $CB,$F7,0 ; SET 6,A
.byte $CB,$F8,0 ; SET 7,B
.byte $CB,$F9,0 ; SET 7,C
.byte $CB,$FA,0 ; SET 7,D
.byte $CB,$FB,0 ; SET 7,E
.byte $CB,$FC,0 ; SET 7,H
.byte $CB,$FD,0 ; SET 7,L
.byte $CB,$FF,0 ; SET 7,A
instrs_end:
test_instr:
ld c,$00
call test
ld c,$F0
call test
ret
test:
; Go through each value for A
ld hl,values
a_loop:
ld b,(hl)
push hl
; Go through each value for other registers
ld hl,values
values_loop:
push bc
push hl
push bc
; BC
ld a,(hl+)
ld b,a
ld a,(hl+)
ld c,a
; HL
ld a,(hl+)
ld d,a
ld a,(hl+)
ld e,a
push de
; DE
ld a,(hl+)
ld d,a
ld a,(hl+)
ld e,a
pop hl
pop af
; call print_regs
jp instr
instr_done:
; Checksum registers
call checksum_af_bc_de_hl
pop hl
pop bc
inc hl
ld a,l
cp <values_end
jr nz,values_loop
pop hl
inc hl
ld a,l
cp <values_end
jr nz,a_loop
ret
values:
.byte $00,$01,$02,$04,$08,$10,$20,$40,$80,$FF
values_end:
.byte $00,$01,$02,$04,$08,$10,$20,$40,$80,$FF
checksums:
.byte $46,$51,$4A,$16,$D4,$18,$B2,$4E,$ED,$B5,$15,$EA,$74,$66,$66,$3E
.byte $C2,$F3,$7F,$6A,$63,$CA,$62,$21,$72,$1E,$E4,$83,$6A,$56,$41,$1D
.byte $91,$90,$DB,$38,$54,$0A,$6C,$24,$02,$9E,$EA,$5B,$6D,$A7,$CB,$80
.byte $B4,$0B,$F3,$0F,$40,$38,$75,$BB,$AF,$30,$2B,$E5,$BD,$97,$D0,$33
.byte $83,$CB,$FD,$0A,$BB,$21,$93,$95,$28,$2F,$A2,$F6,$1B,$5F,$47,$E5
.byte $A3,$2E,$39,$63,$6C,$E0,$02,$BB,$78,$F1,$BA,$CB,$2C,$9F,$49,$E0
.byte $6C,$E0,$02,$BB,$04,$28,$A9,$FD,$5E,$D7,$2E,$93,$1B,$78,$08,$00
.byte $83,$CB,$FD,$0A,$BB,$21,$93,$95,$69,$17,$20,$96,$C3,$B4,$B6,$51
.byte $C1,$4E,$C3,$05,$72,$D0,$25,$98,$44,$F0,$99,$B7,$B4,$0B,$F3,$0F
.byte $54,$0A,$6C,$24,$45,$10,$2B,$9D,$86,$3C,$DF,$27,$02,$9E,$EA,$5B
.byte $B7,$B6,$4F,$60,$70,$E0,$E1,$AA,$C2,$F3,$7F,$6A,$63,$CA,$62,$21
.byte $80,$76,$41,$65,$AA,$3B,$D4,$2C,$ED,$B5,$15,$EA,$74,$66,$66,$3E
.byte $AD,$FF,$A0,$43,$7B,$4C,$06,$A4,$15,$32,$EE,$44,$43,$A6,$68,$3B
.byte $6F,$5D,$BE,$D4,$DA,$75,$1B,$EF,$9B,$4D,$99,$8F,$49,$E8,$A9,$1D
.byte $F5,$1B,$58,$3A,$92,$25,$2D,$51,$38,$5C,$62,$05,$DD,$A9,$63,$AD
.byte $E3,$78,$2F,$37,$90,$15,$DB,$62,$58,$E2,$E8,$35,$BB,$C1,$5A,$EA
.byte $06,$FE,$28,$AA,$4F,$5D,$64,$BF,$83,$CF,$7F,$B2,$F9,$A9,$90,$BF
.byte $DD,$06,$B6,$64,$25,$8A,$E0,$24,$FA,$40,$95,$13,$91,$61,$93,$0D
.byte $69,$A8,$0E,$0B,$AE,$FD,$DF,$1A,$D4,$98,$D8,$11,$61,$E9,$16,$66
.byte $BD,$82,$1F,$2C,$E2,$74,$26,$77,$13,$E4,$6A,$25,$D7,$DE,$8A,$4F
.byte $1F,$7B,$47,$BC,$DA,$DB,$31,$E7,$2B,$06,$2C,$39,$15,$FC,$1C,$0B
.byte $1A,$3B,$A0,$0F,$55,$E5,$D8,$1C,$6D,$6C,$7F,$B8,$14,$AD,$9C,$AF
.byte $92,$B6,$60,$40,$76,$E6,$6D,$2F,$9E,$CA,$45,$6D,$54,$97,$47,$35
.byte $EE,$39,$50,$63,$47,$8C,$8A,$AB,$18,$F7,$6D,$10,$B7,$A6,$74,$0C
.byte $11,$24,$9C,$F5,$64,$5D,$FB,$16,$65,$1C,$59,$C6,$B9,$E3,$30,$52
.byte $1D,$E4,$B8,$9E,$A3,$2F,$7B,$6F,$03,$20,$24,$41,$4C,$F7,$22,$B8
.byte $92,$A7,$75,$E3,$1D,$F2,$5E,$FD,$B7,$A4,$F3,$34,$BF,$F7,$37,$CA
.byte $67,$22,$D4,$4D,$DE,$1A,$99,$58,$B2,$65,$91,$12,$F2,$8C,$65,$08
.byte $69,$E2,$9B,$D3,$94,$8C,$71,$F1,$D8,$22,$29,$53,$E8,$6A,$D9,$55
.byte $3E,$24,$42,$EF,$38,$12,$AC,$02,$35,$84,$7D,$2C,$C2,$34,$AC,$E2
.byte $4B,$AA,$E0,$31,$8F,$A0,$F2,$13,$A8,$4F,$7B,$98,$02,$16,$3B,$D4
.byte $8D,$09,$58,$A4,$FF,$46,$CA,$17,$08,$AA,$78,$02,$4A,$CF,$72,$E1
.byte $A8,$55,$52,$89,$F8,$FD,$D6,$4E,$22,$E7,$8F,$C6,$80,$F1,$BB,$3C
.byte $09,$1B,$4A,$4A,$06,$A1,$FD,$54,$E4,$BF,$D8,$27,$14,$23,$42,$90
.byte $B3,$7B,$55,$14,$77,$22,$EE,$92,$E9,$37,$76,$8C,$7D,$CF,$B7,$C7
.byte $D2,$90,$17,$48,$BB,$52,$BC,$19,$AA,$91,$9F,$DC,$0D,$AA,$C9,$24
.byte $C8,$45,$DF,$AB,$B3,$83,$A8,$9E,$0F,$AA,$62,$2F,$C4,$C0,$28,$BA
.byte $32,$56,$99,$69,$C9,$77,$4B,$62,$6B,$FF,$B6,$DD,$42,$46,$7A,$00
.byte $DA,$E9,$67,$4D,$46,$9C,$B5,$92,$04,$B5,$F6,$03,$01,$3C,$A2,$47
.byte $40,$15,$4A,$D6,$04,$39,$BC,$2F,$E9,$E1,$39,$59,$9B,$6A,$A4,$12
.byte $97,$23,$99,$30,$9E,$A6,$70,$AD,$C7,$1B,$D6,$1F,$05,$15,$D2,$5B
.byte $29,$0F,$5A,$CC,$0A,$99,$A2,$68,$5D,$58,$ED,$9C,$B9,$82,$CD,$74
|
Zofyan/rusty-gb
| 1,217
|
test-roms/gb-test-roms-master/cpu_instrs/source/02-interrupts.s
|
; Tests DI, EI, and HALT (STOP proved untestable)
.include "shell.inc"
main:
wreg IE,$04
set_test 2,"EI"
ei
ld bc,0
push bc
pop bc
inc b
wreg IF,$04
interrupt_addr:
dec b
jp nz,test_failed
ld hl,sp-2
ldi a,(hl)
cp <interrupt_addr
jp nz,test_failed
ld a,(hl)
cp >interrupt_addr
jp nz,test_failed
lda IF
and $04
jp nz,test_failed
set_test 3,"DI"
di
ld bc,0
push bc
pop bc
wreg IF,$04
ld hl,sp-2
ldi a,(hl)
or (hl)
jp nz,test_failed
lda IF
and $04
jp z,test_failed
set_test 4,"Timer doesn't work"
wreg TAC,$05
wreg TIMA,0
wreg IF,0
delay 500
lda IF
delay 500
and $04
jp nz,test_failed
delay 500
lda IF
and $04
jp z,test_failed
pop af
set_test 5,"HALT"
wreg TAC,$05
wreg TIMA,0
wreg IF,0
halt ; timer interrupt will exit halt
nop ; avoids DMG bug
lda IF
and $04
jp z,test_failed
jp tests_passed
.bank 0 slot 0
.org $50
inc a
ret
|
Zofyan/rusty-gb
| 1,128
|
test-roms/gb-test-roms-master/cpu_instrs/source/01-special.s
|
; Tests instructions that don't fit template
.include "shell.inc"
main:
set_test 2,"JR negative"
ld a,0
jp jr_neg
inc a
- inc a
inc a
cp 2
jp nz,test_failed
jp +
jr_neg:
jr -
+
set_test 3,"JR positive"
ld a,0
jr +
inc a
+ inc a
inc a
cp 2
jp nz,test_failed
set_test 4,"LD PC,HL"
ld hl,+
ld a,0
ld pc,hl
inc a
+ inc a
inc a
cp 2
jp nz,test_failed
set_test 5,"POP AF"
ld bc,$1200
- push bc
pop af
push af
pop de
ld a,c
and $F0
cp e
jp nz,test_failed
inc b
inc c
jr nz,-
set_test 6,"DAA"
; Test all combinations of A and flags (256*16 total)
ld de,0
- push de
pop af
daa
push af
call update_crc
pop hl
ld a,l
call update_crc
inc d
jr nz,-
ld a,e
add $10
ld e,a
jr nz,-
check_crc $6A9F8D8A
jp tests_passed
|
Zofyan/rusty-gb
| 1,880
|
test-roms/gb-test-roms-master/cpu_instrs/source/04-op r,imm.s
|
; Tests immediate instructions
;.define PRINT_CHECKSUMS 1
.include "shell.inc"
.include "instr_test.s"
instrs:
.byte $36,0,0 ; LD (HL),$00
.byte $06,0,0 ; LD B,$00
.byte $0E,0,0 ; LD C,$00
.byte $16,0,0 ; LD D,$00
.byte $1E,0,0 ; LD E,$00
.byte $26,0,0 ; LD H,$00
.byte $2E,0,0 ; LD L,$00
.byte $3E,0,0 ; LD A,$00
.byte $F6,0,0 ; OR $00
.byte $FE,0,0 ; CP $00
.byte $C6,0,0 ; ADD $00
.byte $CE,0,0 ; ADC $00
.byte $D6,0,0 ; SUB $00
.byte $DE,0,0 ; SBC $00
.byte $E6,0,0 ; AND $00
.byte $EE,0,0 ; XOR $00
instrs_end:
test_instr:
ld c,$00
call test
ld c,$10
call test
ld c,$E0
call test
ld c,$F0
call test
ret
test:
; Go through each value for A
ld hl,values
a_loop:
ld b,(hl)
push hl
; Go through each value for immediate data
ld hl,values
values_loop:
push bc
push hl
; Set registers
push bc
ld a,(hl)
ld (instr+1),a
ld bc,$1234
ld de,$5678
ld hl,rp_temp
pop af
; call print_regs
jp instr
instr_done:
; Checksum registers and (hl)
call checksum_af_bc_de_hl
ld a,(rp_temp)
call update_crc_fast
pop hl
pop bc
inc hl
ld a,l
cp <values_end
jr nz,values_loop
pop hl
inc hl
ld a,l
cp <values_end
jr nz,a_loop
ret
values:
.byte $00,$01,$0F,$10,$1F,$7F,$80,$F0,$FF
values_end:
checksums:
.byte $7F,$7F,$05,$B7,$85,$82,$94,$B6,$D8,$0A,$D6,$F5,$44,$8C,$37,$2A,$FB,$46,$05,$FA,$BD,$2F,$9E,$C1,$5A,$56,$2A,$DA,$D0,$EE,$14,$BA,$EA,$42,$36,$D2,$87,$28,$AB,$30,$4D,$A2,$63,$C6,$34,$4E,$55,$08,$9B,$1C,$97,$0E,$49,$F8,$73,$D4,$86,$C7,$DC,$C6,$03,$BF,$43,$21,
|
Zofyan/rusty-gb
| 3,131
|
test-roms/gb-test-roms-master/cpu_instrs/source/07-jr,jp,call,ret,rst.s
|
; Tests branch instructions
;.define PRINT_CHECKSUMS 1
.include "shell.inc"
.include "instr_test.s"
instrs:
; JR cond,skip
; INC A
; skip:
.byte $18,$01,$3C ; JR *+3
.byte $20,$01,$3C ; JR NZ,*+3
.byte $28,$01,$3C ; JR Z,*+3
.byte $30,$01,$3C ; JR NC,*+3
.byte $38,$01,$3C ; JR C,*+3
.byte $C2,<taken,>taken ; JP NZ,taken
.byte $C3,<taken,>taken ; JP taken
.byte $CA,<taken,>taken ; JP Z,taken
.byte $D2,<taken,>taken ; JP NC,taken
.byte $DA,<taken,>taken ; JP C,taken
.byte $C4,<taken,>taken ; CALL NZ,taken
.byte $CC,<taken,>taken ; CALL Z,taken
.byte $CD,<taken,>taken ; CALL taken
.byte $D4,<taken,>taken ; CALL NC,taken
.byte $DC,<taken,>taken ; CALL C,taken
; RET cond
; INC A
.byte $C0,$3C,0 ; RET NZ
.byte $C8,$3C,0 ; RET Z
.byte $C9,$3C,0 ; RET
.byte $D0,$3C,0 ; RET NC
.byte $D8,$3C,0 ; RET C
.byte $D9,$3C,0 ; RETI
; RST
; can only easily test this one on devcart
.byte $C7,0,0 ; RST $00
.ifndef BUILD_DEVCART
.byte $CF,0,0 ; RST $08
.byte $D7,0,0 ; RST $10
.byte $DF,0,0 ; RST $18
.byte $E7,0,0 ; RST $20
.byte $EF,0,0 ; RST $28
.byte $F7,0,0 ; RST $30
.byte $FF,0,0 ; RST $38
.endif
instrs_end:
test_instr:
wreg IE,0 ; disable interrupts, since RETI does EI
; Go through all 16 combinations of flags
ld bc,$1200
-
; Fill 4 bytes of new stack
ld a,$12
ld ($DF80-2),a
ld a,$34
ld ($DF80-3),a
ld a,$56
ld ($DF80-4),a
ld a,$78
ld ($DF80-5),a
; Set AF
push bc
pop af
; Switch to new stack
ld (temp),sp
ld sp,$DF80
; Set return address
ld de,instr+3
push de
jp instr
instr_done:
inc a
taken:
di ; RETI enables interrupts
; Save new SP and switch to yet another stack
ld (temp+2),sp
ld sp,$DF70
; Checksum A and SP
call update_crc_fast
ld a,(temp+2)
call update_crc_fast
ld a,(temp+3)
call update_crc_fast
; Checksum 4 bytes of stack
ld a,($DF80-2)
call update_crc_fast
ld a,($DF80-3)
call update_crc_fast
ld a,($DF80-4)
call update_crc_fast
ld a,($DF80-5)
call update_crc_fast
ldsp temp
ld a,c
add $10
ld c,a
jr nz,-
ret
checksums:
.byte $EC,$A4,$94,$79,$C4,$00,$96,$2C,$C4,$64,$90,$33,$77,$C7,$0A,$D4
.byte $77,$A3,$0C,$CB,$79,$E7,$7E,$AE,$DA,$DC,$03,$F7,$4F,$9F,$E9,$20
.byte $72,$12,$DA,$01,$44,$6A,$4D,$8F,$D1,$79,$30,$4C,$AA,$37,$F2,$6A
.byte $97,$EA,$56,$5F,$32,$28,$C7,$D1,$49,$66,$05,$F7,$80,$0F,$BA,$8E
.byte $41,$E2,$A4,$9A,$2D,$2D,$8C,$72,$A5,$13,$76,$A8,$64,$FE,$68,$BC
.byte $2D,$2D,$8C,$72,$50,$96,$24,$27,$50,$96,$24,$27,$50,$96,$24,$27
.byte $50,$96,$24,$27,$50,$96,$24,$27,$50,$96,$24,$27,$50,$96,$24,$27
.byte $50,$96,$24,$27
.include "multi_custom.s"
|
Zofyan/rusty-gb
| 1,846
|
test-roms/gb-test-roms-master/cpu_instrs/source/05-op rp.s
|
; Tests BC/DE/HL arithmetic
;.define PRINT_CHECKSUMS 1
.include "shell.inc"
.include "instr_test.s"
instrs:
.byte $0B,0,0 ; DEC BC
.byte $1B,0,0 ; DEC DE
.byte $2B,0,0 ; DEC HL
.byte $03,0,0 ; INC BC
.byte $13,0,0 ; INC DE
.byte $23,0,0 ; INC HL
.byte $09,0,0 ; ADD HL,BC
.byte $19,0,0 ; ADD HL,DE
.byte $29,0,0 ; ADD HL,HL
instrs_end:
test_instr:
ld c,$00
call test
ld c,$10
call test
ld c,$E0
call test
ld c,$F0
call test
ret
test:
; Go through each value for HL
ld hl,values
hl_loop:
ld e,(hl)
inc hl
ld d,(hl)
inc hl
push hl
; Go through each value for BC, DE, A
ld hl,values
values_loop:
push bc
push de
push hl
push de
push bc
; BC
ld c,(hl)
inc hl
ld b,(hl)
inc hl
; DE
ld e,(hl)
inc hl
ld d,(hl)
inc hl
; HL, AF
pop af
ld a,(hl)
pop hl
; call print_regs
jp instr
instr_done:
; Checksum registers
call checksum_af_bc_de_hl
pop hl
pop de
pop bc
inc hl
inc hl
ld a,l
cp <values_end
jr nz,values_loop
pop hl
ld a,l
cp <values_end
jr nz,hl_loop
ret
values:
.word $0000,$0001,$000F,$0010,$001F,$007F,$0080,$00FF
.word $0100,$0F00,$1F00,$1000,$7FFF,$8000,$FFFF
values_end:
.word $0000,$0001,$000F,$0010,$001F,$007F,$0080,$00FF
.word $0100,$0F00,$1F00,$1000,$7FFF,$8000,$FFFF
checksums:
.byte $C0,$A1,$36,$A3,$BE,$15,$B8,$2B,$9F,$93,$C6,$C2,$86,$C0,$07,$81,$0F,$75,$35,$38,$6B,$C7,$0A,$1B,$06,$68,$4B,$42,$64,$B4,$8C,$18,$FB,$6C,$31,$94,
|
Zofyan/rusty-gb
| 2,530
|
test-roms/gb-test-roms-master/cpu_instrs/source/08-misc instrs.s
|
; Tests miscellaneous instructions
;.define PRINT_CHECKSUMS 1
.include "shell.inc"
.include "instr_test.s"
instrs:
.byte $F0,$91,0 ; LDH A,($91)
.byte $E0,$91,0 ; LDH ($91),A
.byte $F2,$00,0 ; LDH A,(C)
.byte $E2,$00,0 ; LDH (C),A
.byte $FA,$91,$FF ; LD A,($FF91)
.byte $EA,$91,$FF ; LD ($FF91),A
.byte $08,$91,$FF ; LD ($FF91),SP
.byte $01,$23,$01 ; LD BC,$0123
.byte $11,$23,$01 ; LD DE,$0123
.byte $21,$23,$01 ; LD HL,$0123
.byte $31,$23,$01 ; LD SP,$0123
.byte $F5,0,0 ; PUSH AF
.byte $C5,0,0 ; PUSH BC
.byte $D5,0,0 ; PUSH DE
.byte $E5,0,0 ; PUSH HL
.byte $F1,0,0 ; POP AF
.byte $C1,0,0 ; POP BC
.byte $D1,0,0 ; POP DE
.byte $E1,0,0 ; POP HL
instrs_end:
test_instr:
; C = flags register
ld c,$00
call test
ld c,$10
call test
ld c,$E0
call test
ld c,$F0
call test
ret
test:
; Fill RAM
ld a,$FE
ld ($FF90),a
ld a,$DC
ld ($FF91),a
ld a,$BA
ld ($FF92),a
; Fill stack
ld a,$13
ld ($DF80),a
ld a,$57
ld ($DF80-1),a
ld a,$9B
ld ($DF80-2),a
ld a,$DF
ld ($DF80-3),a
; Set registers
ld b,$12
push bc
ld bc,$5691
ld de,$9ABC
ld hl,$DEF0
pop af
; Switch stack
ld (temp),sp
ld sp,$DF80-2
jp instr
instr_done:
; Save new SP and switch to another stack
ld (temp+2),sp
ld sp,$DF70
call checksum_af_bc_de_hl
; Checksum SP
ld a,(temp+2)
call update_crc_fast
ld a,(temp+3)
call update_crc_fast
; Checksum RAM
ld a,($FF90)
call update_crc_fast
ld a,($FF91)
call update_crc_fast
ld a,($FF92)
call update_crc_fast
; Checksum stack
ld a,($DF80)
call update_crc_fast
ld a,($DF80-1)
call update_crc_fast
ld a,($DF80-2)
call update_crc_fast
ld a,($DF80-3)
call update_crc_fast
; Restore SP
ldsp temp
ret
checksums:
.byte $4D,$FF,$15,$97,$6D,$A7,$35,$65,$4D,$FF,$15,$97,$6D,$A7,$35,$65,$4D,$FF,$15,$97,$6D,$A7,$35,$65,$AD,$FA,$5E,$41,$D0,$78,$79,$C1,$AF,$66,$99,$34,$0D,$E1,$97,$99,$6F,$D0,$6F,$5D,$C3,$1F,$A3,$8A,$C2,$F1,$9C,$F3,$C1,$C3,$DC,$78,$C0,$2D,$E3,$01,$8F,$C4,$0F,$44,$95,$22,$6A,$39,$61,$C5,$AB,$55,$FB,$DF,$2C,$52,
|
Zofyan/rusty-gb
| 7,694
|
test-roms/gb-test-roms-master/cpu_instrs/source/09-op r,r.s
|
; Tests most register instructions.
; Takes 10 seconds.
;.define PRINT_CHECKSUMS 1
.include "shell.inc"
.include "instr_test.s"
instrs:
.byte $00,0,0 ; NOP
.byte $2F,0,0 ; CPL
.byte $37,0,0 ; SCF
.byte $3F,0,0 ; CCF
.byte $B0,0,0 ; OR B
.byte $B1,0,0 ; OR C
.byte $B2,0,0 ; OR D
.byte $B3,0,0 ; OR E
.byte $B4,0,0 ; OR H
.byte $B5,0,0 ; OR L
.byte $B7,0,0 ; OR A
.byte $B8,0,0 ; CP B
.byte $B9,0,0 ; CP C
.byte $BA,0,0 ; CP D
.byte $BB,0,0 ; CP E
.byte $BC,0,0 ; CP H
.byte $BD,0,0 ; CP L
.byte $BF,0,0 ; CP A
.byte $80,0,0 ; ADD B
.byte $81,0,0 ; ADD C
.byte $82,0,0 ; ADD D
.byte $83,0,0 ; ADD E
.byte $84,0,0 ; ADD H
.byte $85,0,0 ; ADD L
.byte $87,0,0 ; ADD A
.byte $88,0,0 ; ADC B
.byte $89,0,0 ; ADC C
.byte $8A,0,0 ; ADC D
.byte $8B,0,0 ; ADC E
.byte $8C,0,0 ; ADC H
.byte $8D,0,0 ; ADC L
.byte $8F,0,0 ; ADC A
.byte $90,0,0 ; SUB B
.byte $91,0,0 ; SUB C
.byte $92,0,0 ; SUB D
.byte $93,0,0 ; SUB E
.byte $94,0,0 ; SUB H
.byte $95,0,0 ; SUB L
.byte $97,0,0 ; SUB A
.byte $98,0,0 ; SBC B
.byte $99,0,0 ; SBC C
.byte $9A,0,0 ; SBC D
.byte $9B,0,0 ; SBC E
.byte $9C,0,0 ; SBC H
.byte $9D,0,0 ; SBC L
.byte $9F,0,0 ; SBC A
.byte $A0,0,0 ; AND B
.byte $A1,0,0 ; AND C
.byte $A2,0,0 ; AND D
.byte $A3,0,0 ; AND E
.byte $A4,0,0 ; AND H
.byte $A5,0,0 ; AND L
.byte $A7,0,0 ; AND A
.byte $A8,0,0 ; XOR B
.byte $A9,0,0 ; XOR C
.byte $AA,0,0 ; XOR D
.byte $AB,0,0 ; XOR E
.byte $AC,0,0 ; XOR H
.byte $AD,0,0 ; XOR L
.byte $AF,0,0 ; XOR A
.byte $05,0,0 ; DEC B
.byte $0D,0,0 ; DEC C
.byte $15,0,0 ; DEC D
.byte $1D,0,0 ; DEC E
.byte $25,0,0 ; DEC H
.byte $2D,0,0 ; DEC L
.byte $3D,0,0 ; DEC A
.byte $04,0,0 ; INC B
.byte $0C,0,0 ; INC C
.byte $14,0,0 ; INC D
.byte $1C,0,0 ; INC E
.byte $24,0,0 ; INC H
.byte $2C,0,0 ; INC L
.byte $3C,0,0 ; INC A
.byte $07,0,0 ; RLCA
.byte $17,0,0 ; RLA
.byte $0F,0,0 ; RRCA
.byte $1F,0,0 ; RRA
.byte $CB,$00,0 ; RLC B
.byte $CB,$01,0 ; RLC C
.byte $CB,$02,0 ; RLC D
.byte $CB,$03,0 ; RLC E
.byte $CB,$04,0 ; RLC H
.byte $CB,$05,0 ; RLC L
.byte $CB,$07,0 ; RLC A
.byte $CB,$08,0 ; RRC B
.byte $CB,$09,0 ; RRC C
.byte $CB,$0A,0 ; RRC D
.byte $CB,$0B,0 ; RRC E
.byte $CB,$0C,0 ; RRC H
.byte $CB,$0D,0 ; RRC L
.byte $CB,$0F,0 ; RRC A
.byte $CB,$10,0 ; RL B
.byte $CB,$11,0 ; RL C
.byte $CB,$12,0 ; RL D
.byte $CB,$13,0 ; RL E
.byte $CB,$14,0 ; RL H
.byte $CB,$15,0 ; RL L
.byte $CB,$17,0 ; RL A
.byte $CB,$18,0 ; RR B
.byte $CB,$19,0 ; RR C
.byte $CB,$1A,0 ; RR D
.byte $CB,$1B,0 ; RR E
.byte $CB,$1C,0 ; RR H
.byte $CB,$1D,0 ; RR L
.byte $CB,$1F,0 ; RR A
.byte $CB,$20,0 ; SLA B
.byte $CB,$21,0 ; SLA C
.byte $CB,$22,0 ; SLA D
.byte $CB,$23,0 ; SLA E
.byte $CB,$24,0 ; SLA H
.byte $CB,$25,0 ; SLA L
.byte $CB,$27,0 ; SLA A
.byte $CB,$28,0 ; SRA B
.byte $CB,$29,0 ; SRA C
.byte $CB,$2A,0 ; SRA D
.byte $CB,$2B,0 ; SRA E
.byte $CB,$2C,0 ; SRA H
.byte $CB,$2D,0 ; SRA L
.byte $CB,$2F,0 ; SRA A
.byte $CB,$30,0 ; SWAP B
.byte $CB,$31,0 ; SWAP C
.byte $CB,$32,0 ; SWAP D
.byte $CB,$33,0 ; SWAP E
.byte $CB,$34,0 ; SWAP H
.byte $CB,$35,0 ; SWAP L
.byte $CB,$37,0 ; SWAP A
.byte $CB,$38,0 ; SRL B
.byte $CB,$39,0 ; SRL C
.byte $CB,$3A,0 ; SRL D
.byte $CB,$3B,0 ; SRL E
.byte $CB,$3C,0 ; SRL H
.byte $CB,$3D,0 ; SRL L
.byte $CB,$3F,0 ; SRL A
instrs_end:
test_instr:
ld c,$00
call test
ld c,$F0
call test
ret
test:
; Go through each value for A
ld hl,values
a_loop:
ld b,(hl)
push hl
; Go through each value for other registers
ld hl,values
values_loop:
push bc
push hl
push bc
; BC
ld a,(hl+)
ld b,a
ld a,(hl+)
ld c,a
; HL
ld a,(hl+)
ld d,a
ld a,(hl+)
ld e,a
push de
; DE
ld a,(hl+)
ld d,a
ld a,(hl+)
ld e,a
pop hl
pop af
; call print_regs
jp instr
instr_done:
; Checksum registers
call checksum_af_bc_de_hl
pop hl
pop bc
inc hl
ld a,l
cp <values_end
jr nz,values_loop
pop hl
inc hl
ld a,l
cp <values_end
jr nz,a_loop
ret
values:
.byte $00,$01,$0F,$10,$1F,$7F,$80,$F0,$FF
values_end:
.byte $00,$01,$0F,$10,$1F,$7F,$80,$F0,$FF
checksums:
.byte $7C,$55,$BD,$05,$BA,$C7,$AC,$D1,$74,$6D,$82,$4A,$0F,$06,$2A,$C5
.byte $FA,$97,$9B,$9D,$C3,$32,$A0,$78,$00,$C1,$9F,$69,$C0,$D1,$C2,$A1
.byte $55,$0D,$3F,$C8,$09,$7D,$97,$92,$CE,$66,$30,$56,$95,$F3,$01,$A1
.byte $5B,$97,$54,$4C,$56,$FC,$A0,$89,$42,$F8,$7B,$2A,$E6,$7C,$03,$40
.byte $45,$60,$C5,$A8,$B7,$BF,$B0,$EF,$A0,$7A,$1B,$4F,$FB,$22,$B4,$33
.byte $06,$3D,$B5,$C7,$3C,$A4,$D5,$23,$C1,$BE,$75,$8B,$E0,$9B,$98,$BB
.byte $0E,$75,$D9,$E6,$82,$A7,$E2,$66,$CD,$78,$4F,$E8,$8E,$D4,$2D,$3E
.byte $88,$5C,$58,$C7,$F9,$20,$5F,$B9,$A8,$E4,$CA,$5E,$C8,$DB,$88,$94
.byte $A3,$0D,$87,$60,$8B,$BA,$2B,$27,$41,$88,$83,$B1,$0A,$41,$9E,$D6
.byte $98,$8D,$19,$B7,$13,$C6,$D5,$BF,$83,$CE,$74,$9F,$00,$34,$07,$5E
.byte $F0,$E1,$1A,$68,$8F,$BA,$85,$A7,$A0,$46,$06,$A5,$75,$F9,$83,$48
.byte $12,$EF,$1B,$03,$C8,$FB,$79,$EA,$9B,$00,$6C,$A9,$0D,$5E,$CB,$57
.byte $41,$1B,$4B,$0C,$B2,$08,$D8,$E3,$43,$07,$E1,$93,$34,$73,$23,$C9
.byte $18,$2F,$38,$F9,$D1,$3B,$AB,$5A,$BF,$C6,$F8,$03,$50,$0C,$A4,$32
.byte $6B,$06,$7E,$FE,$ED,$8B,$D4,$15,$29,$46,$6D,$24,$6E,$5B,$15,$1A
.byte $32,$AE,$87,$B0,$DC,$20,$AC,$4B,$2B,$63,$60,$C7,$C1,$92,$75,$AA
.byte $6F,$CA,$17,$53,$5A,$C5,$78,$EA,$61,$01,$10,$83,$DD,$08,$D8,$78
.byte $CA,$0B,$F5,$1F,$92,$55,$08,$01,$7F,$EA,$CD,$9B,$2A,$AA,$73,$17
.byte $E0,$9F,$D0,$BA,$E7,$73,$72,$3D,$B7,$95,$2F,$3B,$A7,$78,$50,$36
.byte $81,$04,$5B,$9E,$9A,$DE,$A4,$DD,$21,$B2,$9B,$36,$9F,$D7,$C8,$32
.byte $48,$0E,$FC,$E5,$55,$C3,$53,$75,$A4,$ED,$A9,$E0,$9E,$78,$A7,$1D
.byte $B8,$F4,$7C,$D6,$90,$2A,$03,$87,$81,$D8,$D5,$90,$63,$02,$C4,$52
.byte $C2,$BE,$85,$B3,$32,$9A,$9E,$2D,$E3,$FB,$22,$47,$8E,$65,$08,$73
.byte $72,$5A,$73,$95,$ED,$EC,$59,$9D,$C8,$67,$68,$F1,$4B,$ED,$41,$D5
.byte $68,$39,$75,$F3,$FC,$09,$EF,$0D,$20,$2B,$43,$A3,$69,$AA,$89,$4F
.byte $84,$87,$7B,$58,$42,$0A,$56,$EF,$1B,$0E,$19,$CA,$6F,$1B,$F9,$17
.byte $EA,$B6,$4C,$B2,$1A,$C4,$C0,$B1,$E2,$B2,$45,$4E,$91,$0A,$8D,$AE
.byte $17,$31,$55,$A3,$1B,$69,$72,$D8,$03,$E9,$55,$8D,$87,$27,$36,$63
.byte $E6,$85,$12,$D1,$F2,$32,$97,$4D,$B5,$FA,$08,$A9,$97,$2A,$5A,$C2
.byte $FD,$2D,$A4,$27,$57,$7C,$EC,$BD,$CC,$67,$19,$21,$46,$D4,$CD,$D6
.byte $CB,$55,$D4,$E2,$9E,$F3,$32,$2E,$AA,$F8,$BB,$B3,$F6,$3A,$CC,$08
.byte $64,$8B,$C2,$5F,$58,$66,$AF,$67,$B3,$44,$2C,$66,$72,$E7,$3B,$3F
.byte $5B,$87,$0C,$17,$58,$E2,$B4,$A0,$70,$18,$81,$E6,$42,$56,$12,$CE
.byte $BB,$13,$46,$3C,$BE,$5A,$FB,$53
|
Zofyan/rusty-gb
| 3,712
|
test-roms/gb-test-roms-master/cpu_instrs/source/06-ld r,r.s
|
; Tests LD r,r ($40-$7F)
;.define PRINT_CHECKSUMS 1
.include "shell.inc"
.include "instr_test.s"
instrs:
.byte $40,0,0 ; LD B,B
.byte $41,0,0 ; LD B,C
.byte $42,0,0 ; LD B,D
.byte $43,0,0 ; LD B,E
.byte $44,0,0 ; LD B,H
.byte $45,0,0 ; LD B,L
.byte $46,0,0 ; LD B,(HL)
.byte $47,0,0 ; LD B,A
.byte $48,0,0 ; LD C,B
.byte $49,0,0 ; LD C,C
.byte $4A,0,0 ; LD C,D
.byte $4B,0,0 ; LD C,E
.byte $4C,0,0 ; LD C,H
.byte $4D,0,0 ; LD C,L
.byte $4E,0,0 ; LD C,(HL)
.byte $4F,0,0 ; LD C,A
.byte $50,0,0 ; LD D,B
.byte $51,0,0 ; LD D,C
.byte $52,0,0 ; LD D,D
.byte $53,0,0 ; LD D,E
.byte $54,0,0 ; LD D,H
.byte $55,0,0 ; LD D,L
.byte $56,0,0 ; LD D,(HL)
.byte $57,0,0 ; LD D,A
.byte $58,0,0 ; LD E,B
.byte $59,0,0 ; LD E,C
.byte $5A,0,0 ; LD E,D
.byte $5B,0,0 ; LD E,E
.byte $5C,0,0 ; LD E,H
.byte $5D,0,0 ; LD E,L
.byte $5E,0,0 ; LD E,(HL)
.byte $5F,0,0 ; LD E,A
.byte $60,0,0 ; LD H,B
.byte $61,0,0 ; LD H,C
.byte $62,0,0 ; LD H,D
.byte $63,0,0 ; LD H,E
.byte $64,0,0 ; LD H,H
.byte $65,0,0 ; LD H,L
.byte $66,0,0 ; LD H,(HL)
.byte $67,0,0 ; LD H,A
.byte $68,0,0 ; LD L,B
.byte $69,0,0 ; LD L,C
.byte $6A,0,0 ; LD L,D
.byte $6B,0,0 ; LD L,E
.byte $6C,0,0 ; LD L,H
.byte $6D,0,0 ; LD L,L
.byte $6E,0,0 ; LD L,(HL)
.byte $6F,0,0 ; LD L,A
.byte $70,0,0 ; LD (HL),B
.byte $71,0,0 ; LD (HL),C
.byte $72,0,0 ; LD (HL),D
.byte $73,0,0 ; LD (HL),E
.byte $74,0,0 ; LD (HL),H
.byte $75,0,0 ; LD (HL),L
.byte $77,0,0 ; LD (HL),A
.byte $78,0,0 ; LD A,B
.byte $79,0,0 ; LD A,C
.byte $7A,0,0 ; LD A,D
.byte $7B,0,0 ; LD A,E
.byte $7C,0,0 ; LD A,H
.byte $7D,0,0 ; LD A,L
.byte $7E,0,0 ; LD A,(HL)
.byte $7F,0,0 ; LD A,A
instrs_end:
test_instr:
ld c,$00
call test
ld c,$10
call test
ld c,$E0
call test
ld c,$F0
call test
ret
test:
; Put different value in each register and (hl_temp)
ld b,$BC
push bc
ld a,$DE
ld (rp_temp),a
ld a,$12
ld bc,$3456
ld de,$789A
ld hl,rp_temp ; (HL) points to RAM
pop af
; call print_regs
jp instr
instr_done:
; Checksum registers and (HL)
call checksum_af_bc_de_hl
ld a,(rp_temp)
call update_crc_fast
ret
checksums:
.byte $40,$3A,$AF,$06,$B6,$CB,$B2,$AB,$6F,$EF,$71,$9B,$75,$E3,$6C,$B9,$34,$FB,$26,$B7,$5A,$B9,$2F,$CE,$34,$FB,$26,$B7,$C2,$0A,$3B,$1A,$2A,$8A,$D6,$7C,$40,$3A,$AF,$06,$AF,$0A,$74,$70,$19,$A9,$6E,$6F,$11,$DA,$FE,$FE,$18,$10,$04,$2B,$11,$DA,$FE,$FE,$7B,$6A,$87,$84,$8B,$87,$34,$12,$00,$45,$DE,$01,$40,$3A,$AF,$06,$93,$E2,$8F,$C6,$DD,$7D,$90,$32,$FF,$90,$1B,$A8,$DD,$7D,$90,$32,$56,$BF,$7A,$21,$23,$C0,$FA,$06,$3B,$1D,$A0,$80,$3F,$44,$1B,$9C,$40,$3A,$AF,$06,$56,$25,$85,$CD,$D7,$B1,$DB,$F9,$56,$25,$85,$CD,$4E,$F8,$DF,$4B,$F0,$C3,$F9,$18,$20,$0F,$F6,$91,$71,$69,$CE,$46,$F0,$A0,$03,$4D,$40,$3A,$AF,$06,$29,$47,$E2,$36,$40,$3A,$AF,$06,$90,$F6,$A0,$8F,$3D,$62,$26,$A9,$A4,$52,$C1,$75,$45,$ED,$75,$40,$8A,$4D,$63,$56,$AF,$BA,$2D,$FE,$40,$3A,$AF,$06,$AF,$BA,$2D,$FE,$36,$8A,$CA,$22,$34,$8D,$C2,$65,$1A,$DB,$FF,$54,$32,$C0,$E8,$55,$ED,$4A,$87,$2F,$40,$3A,$AF,$06,$9D,$BC,$81,$E6,$6E,$6C,$92,$37,$B1,$EC,$C3,$29,$1D,$C5,$9F,$A1,$59,$6F,$66,$CD,$B4,$FB,$FD,$74,$EC,$13,$F3,$8E,$70,$0C,$5F,$ED,$EC,$13,$F3,$8E,$40,$3A,$AF,$06,
|
Zofyan/rusty-gb
| 4,409
|
test-roms/gb-test-roms-master/cpu_instrs/source/11-op a,(hl).s
|
; Tests (HL/BC/DE) instructions.
; Takes 20 seconds.
;.define PRINT_CHECKSUMS 1
.include "shell.inc"
.include "instr_test.s"
instrs:
.byte $0A,0,0 ; LD A,(BC)
.byte $1A,0,0 ; LD A,(DE)
.byte $02,0,0 ; LD (BC),A
.byte $12,0,0 ; LD (DE),A
.byte $2A,0,0 ; LD A,(HL+)
.byte $3A,0,0 ; LD A,(HL-)
.byte $22,0,0 ; LD (HL+),A
.byte $32,0,0 ; LD (HL-),A
.byte $B6,0,0 ; OR (HL)
.byte $BE,0,0 ; CP (HL)
.byte $86,0,0 ; ADD (HL)
.byte $8E,0,0 ; ADC (HL)
.byte $96,0,0 ; SUB (HL)
.byte $9E,0,0 ; SBC (HL)
.byte $A6,0,0 ; AND (HL)
.byte $AE,0,0 ; XOR (HL)
.byte $35,0,0 ; DEC (HL)
.byte $34,0,0 ; INC (HL)
.byte $CB,$06,0 ; RLC (HL)
.byte $CB,$0E,0 ; RRC (HL)
.byte $CB,$16,0 ; RL (HL)
.byte $CB,$1E,0 ; RR (HL)
.byte $CB,$26,0 ; SLA (HL)
.byte $CB,$2E,0 ; SRA (HL)
.byte $CB,$36,0 ; SWAP (HL)
.byte $CB,$3E,0 ; SRL (HL)
.byte $CB,$46,0 ; BIT 0,(HL)
.byte $CB,$4E,0 ; BIT 1,(HL)
.byte $CB,$56,0 ; BIT 2,(HL)
.byte $CB,$5E,0 ; BIT 3,(HL)
.byte $CB,$66,0 ; BIT 4,(HL)
.byte $CB,$6E,0 ; BIT 5,(HL)
.byte $CB,$76,0 ; BIT 6,(HL)
.byte $CB,$7E,0 ; BIT 7,(HL)
.byte $CB,$86,0 ; RES 0,(HL)
.byte $CB,$8E,0 ; RES 1,(HL)
.byte $CB,$96,0 ; RES 2,(HL)
.byte $CB,$9E,0 ; RES 3,(HL)
.byte $CB,$A6,0 ; RES 4,(HL)
.byte $CB,$AE,0 ; RES 5,(HL)
.byte $CB,$B6,0 ; RES 6,(HL)
.byte $CB,$BE,0 ; RES 7,(HL)
.byte $CB,$C6,0 ; SET 0,(HL)
.byte $CB,$CE,0 ; SET 1,(HL)
.byte $CB,$D6,0 ; SET 2,(HL)
.byte $CB,$DE,0 ; SET 3,(HL)
.byte $CB,$E6,0 ; SET 4,(HL)
.byte $CB,$EE,0 ; SET 5,(HL)
.byte $CB,$F6,0 ; SET 6,(HL)
.byte $CB,$FE,0 ; SET 7,(HL)
.byte $27,0,0 ; DAA
instrs_end:
test_instr:
ld c,$00
call test
ld c,$10
call test
ld c,$E0
call test
ld c,$F0
call test
ret
test:
; Go through each value for A
ld hl,values
a_loop:
ld b,(hl)
push hl
; Go through each value for (HL)
ld hl,values
values_loop:
push bc
push hl
push bc
; BC
ld a,(hl+)
ld bc,rp_temp
ld (rp_temp),a
; DE
ld a,(hl+)
ld de,rp_temp+1
ld (rp_temp+1),a
; HL
ld a,(hl)
ld hl,rp_temp+2
ld (rp_temp+2),a
; AF
pop af
; call print_regs
jp instr
instr_done:
; Checksum AF, HL, and (HL)
push hl
push af
call update_crc_fast
pop hl
ld a,l
call update_crc_fast
pop bc
ld a,b
call update_crc_fast
ld a,c
call update_crc_fast
ld a,(rp_temp)
call update_crc_fast
ld a,(rp_temp+1)
call update_crc_fast
ld a,(rp_temp+2)
call update_crc_fast
pop hl
pop bc
inc hl
ld a,l
cp <values_end
jr nz,values_loop
pop hl
inc hl
ld a,l
cp <values_end
jr nz,a_loop
ret
values:
.byte $00,$01,$0F,$10,$1F,$7F,$80,$F0,$FF,$02,$04,$08,$20,$40
values_end:
.byte $00,$01,$0F,$10,$1F,$7F,$80,$F0,$FF,$02,$04,$08,$20,$40
checksums:
.byte $E0,$E5,$09,$A7,$FB,$28,$0D,$AE,$AC,$BB,$91,$D8,$B3,$E2,$AF,$C4
.byte $3D,$B5,$02,$07,$4F,$6E,$5B,$7E,$AE,$02,$E7,$14,$DC,$D9,$BE,$6D
.byte $F1,$48,$A9,$42,$67,$08,$FE,$57,$06,$6A,$A9,$B1,$FD,$A5,$84,$F0
.byte $82,$FC,$24,$A9,$A8,$1D,$BB,$E2,$F8,$23,$8C,$DE,$0E,$1D,$64,$D1
.byte $05,$E0,$24,$41,$53,$75,$47,$55,$F4,$D9,$10,$6A,$38,$16,$28,$D8
.byte $D1,$28,$A3,$E0,$A2,$05,$B8,$FE,$B0,$F4,$F5,$8F,$4B,$39,$03,$B0
.byte $8A,$07,$BA,$90,$25,$99,$A7,$78,$E6,$9A,$D1,$49,$C9,$B2,$A3,$E5
.byte $36,$34,$CB,$5A,$97,$42,$71,$09,$39,$87,$25,$EC,$54,$EE,$C5,$B3
.byte $FC,$B5,$6F,$BD,$0B,$D8,$46,$6F,$6A,$27,$81,$9F,$F8,$38,$E2,$71
.byte $55,$19,$21,$83,$4B,$85,$9F,$4B,$A1,$78,$14,$60,$58,$08,$D9,$57
.byte $11,$8C,$83,$9A,$9F,$01,$D1,$90,$E8,$82,$0B,$5A,$BD,$75,$86,$21
.byte $DF,$83,$E9,$23,$1E,$B6,$7F,$D1,$4A,$18,$A5,$8E,$CF,$CF,$CA,$51
.byte $3F,$03,$A4,$96,$C3,$1F,$9E,$88,$0C,$DF,$1F,$B1
|
Zofyan/rusty-gb
| 2,575
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/numbers.s
|
; Printing of numeric values
; Prints value of indicated register/pair
; as 2/4 hex digits, followed by a space.
; Updates checksum with printed values.
; Preserved: AF, BC, DE, HL
print_regs:
call print_af
call print_bc
call print_de
call print_hl
call print_newline
ret
print_a:
push af
print_a_:
call print_hex
ld a,' '
call print_char_nocrc
pop af
ret
print_af:
push af
call print_hex
pop af
print_f:
push bc
push af
pop bc
call print_c
pop bc
ret
print_b:
push af
ld a,b
jr print_a_
print_c:
push af
ld a,c
jr print_a_
print_d:
push af
ld a,d
jr print_a_
print_e:
push af
ld a,e
jr print_a_
print_h:
push af
ld a,h
jr print_a_
print_l:
push af
ld a,l
jr print_a_
print_bc:
push af
push bc
print_bc_:
ld a,b
call print_hex
ld a,c
pop bc
jr print_a_
print_de:
push af
push bc
ld b,d
ld c,e
jr print_bc_
print_hl:
push af
push bc
ld b,h
ld c,l
jr print_bc_
; Prints A as two hex chars and updates checksum
; Preserved: BC, DE, HL
print_hex:
call update_crc
print_hex_nocrc:
push af
swap a
call +
pop af
+ and $0F
cp 10
jr c,+
add 7
+ add '0'
jp print_char_nocrc
; Prints char_nz if Z flag is clear,
; char_z if Z flag is set.
; Preserved: AF, BC, DE, HL
.macro print_nz ARGS char_nz, char_z
push af
ld a,char_nz
jr nz,print_nz\@
ld a,char_z
print_nz\@:
call print_char
pop af
.endm
; Prints char_nc if C flag is clear,
; char_c if C flag is set.
; Preserved: AF, BC, DE, HL
.macro print_nc ARGS char_nc, char_c
push af
ld a,char_nc
jr nz,print_nc\@
ld a,char_c
print_nc\@:
call print_char
pop af
.endm
; Prints A as 2 decimal digits
; Preserved: AF, BC, DE, HL
print_dec2:
push af
push bc
jr +
; Prints A as 1-3 digit decimal value
; Preserved: AF, BC, DE, HL
print_dec:
push af
push bc
cp 10
jr c,++
ld c,100
cp c
call nc,@digit
+ ld c,10
call @digit
++ add '0'
call print_char
pop bc
pop af
ret
@digit:
ld b,'0'-1
- inc b
sub c
jr nc,-
add c
ld c,a
ld a,b
call print_char
ld a,c
ret
|
Zofyan/rusty-gb
| 5,856
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/delay.s
|
; Delays in cycles, milliseconds, etc.
; All routines are re-entrant (no global data). Routines never
; touch BC, DE, or HL registers. These ASSUME CPU is at normal
; speed. If running at double speed, msec/usec delays are half advertised.
; Delays n cycles, from 0 to 16777215
; Preserved: AF, BC, DE, HL
.macro delay ARGS n
.if n < 0
.printt "Delay must be >= 0"
.fail
.endif
.if n > 16777215
.printt "Delay must be < 16777216"
.fail
.endif
delay_ n&$FFFF, n>>16
.endm
; Delays n clocks, from 0 to 16777216*4. Must be multiple of 4.
; Preserved: AF, BC, DE, HL
.macro delay_clocks ARGS n
.if n # 4 != 0
.printt "Delay must be a multiple of 4"
.fail
.endif
delay_ (n/4)&$FFFF,(n/4)>>16
.endm
; Delays n microseconds (1/1000000 second)
; n can range from 0 to 4000 usec.
; Preserved: AF, BC, DE, HL
.macro delay_usec ARGS n
.if n < 0
.printt "Delay must be >= 0"
.fail
.endif
.if n > 4000
.printt "Delay must be <= 4000 usec"
.fail
.endif
delay_ ((n * 1048576 + 500000) / 1000000)&$FFFF,((n * 1048576 + 500000) / 1000000)>>16
.endm
; Delays n milliseconds (1/1000 second)
; n can range from 0 to 10000 msec.
; Preserved: AF, BC, DE, HL
.macro delay_msec ARGS n
.if n < 0
.printt "Delay must be >= 0"
.fail
.endif
.if n > 10000
.printt "Delay must be <= 10000 msec"
.fail
.endif
delay_ ((n * 1048576 + 500) / 1000)&$FFFF, ((n * 1048576 + 500) / 1000)>>16
.endm
; All the low/high quantities are to deal wla-dx's asinine
; restriction full expressions must evaluate to a 16-bit
; value. If the author ever rectifies this, all "high"
; arguments can be treated as zero and removed. Better yet,
; I'll just find an assembler that didn't crawl out of
; the sewer (this is one of too many bugs I've wasted
; hours working around).
.define max_short_delay 28
.macro delay_long_ ARGS n, high
; 0+ to avoid assembler treating as memory read
ld a,0+(((high<<16)+n) - 11) >> 16
call delay_65536a_9_cycles_
delay_nosave_ (((high<<16)+n) - 11)&$FFFF, 0
.endm
; Doesn't save AF, allowing minimization of AF save/restore
.macro delay_nosave_ ARGS n, high
; 65536+11 = maximum delay using delay_256a_9_cycles_
; 255+22 = maximum delay using delay_a_20_cycles
; 22 = minimum delay using delay_a_20_cycles
.if high > 1
delay_long_ n, high
.else
.if high*n > 11
delay_long_ n, high
.else
.if (high*(255+22+1))|n > 255+22
ld a,>(((high<<16)+n) - 11)
call delay_256a_9_cycles_
delay_nosave_ <(((high<<16)+n) - 11), 0
.else
.if n >= 22
ld a,n - 22
call delay_a_20_cycles
.else
delay_short_ n
.endif
.endif
.endif
.endif
.endm
.macro delay_ ARGS low, high
.if (high*(max_short_delay+1))|low > max_short_delay
push af
delay_nosave_ ((high<<16)+low - 7)&$FFFF, ((high<<16)+low - 7)>>16
pop af
.else
delay_short_ low
.endif
.endm
; Delays A cycles + overhead
; Preserved: BC, DE, HL
; Time: A+20 cycles (including CALL)
delay_a_20_cycles:
- sub 5 ; 2
jr nc,- ;3/2 do multiples of 5
rra ; 1
jr nc,+ ;3/2 bit 0
+ adc 1 ; 2
ret nc ;5/2 -1: 0 cycles
ret z ;5/2 0: 2 cycles
nop ; 1 1: 4 cycles
ret ; 4 (thanks to dclxvi for original algorithm)
; Delays A*256 cycles + overhead
; Preserved: BC, DE, HL
; Time: A*256+12 cycles (including CALL)
delay_256a_12_cycles:
or a ; 1
ret z ; 5/2
delay_256a_9_cycles_:
- delay 256-4
dec a ; 1
jr nz,- ;3/2
ret ; 4
; Delays A*65536 cycles + overhead
; Preserved: BC, DE, HL
; Time: A*65536+12 cycles (including CALL)
delay_65536a_12_cycles:
or a ; 1
ret z ;5/2
delay_65536a_9_cycles_:
- delay 65536-4
dec a ; 1
jr nz,- ;3/2
ret ; 4
; Delays H*256+L cycles + overhead
; Preserved: AF, BC, DE, HL
; Time: H*256+L+51 cycles
delay_hl_51_cycles:
push af
ld a,h
call delay_256a_12_cycles
ld a,l
call delay_a_20_cycles
pop af
ret
; delay_short_ macro calls into these
.ds max_short_delay-10,$00 ; NOP repeated several times
delay_unrolled_:
ret
.macro delay_short_ ARGS n
.if n < 0
.fail
.endif
.if n > max_short_delay
.fail
.endif
.if n == 1
nop
.endif
.if n == 2
nop
nop
.endif
.if n == 3
.byte $18,$00 ; JR +0
.endif
.if n == 4
.byte $18,$00 ; JR +0
nop
.endif
.if n == 5
.byte $18,$00 ; JR +0
nop
nop
.endif
.if n == 6
.byte $18,$00 ; JR +0
.byte $18,$00 ; JR +0
.endif
.if n == 7
push af
pop af
.endif
.if n == 8
push af
pop af
nop
.endif
.if n == 9
push af
pop af
nop
nop
.endif
.if n >= 10
call delay_unrolled_ + 10 - n
.endif
.endm
|
Zofyan/rusty-gb
| 2,793
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/runtime.s
|
; Common routines and runtime
; Must be defined by target-specific runtime:
;
; init_runtime: ; target-specific inits
; std_print: ; default routine to print char A
; post_exit: ; called at end of std_exit
; report_byte: ; report A to user
.define RUNTIME_INCLUDED 1
.ifndef bss
; address of next normal variable
.define bss $D800
.endif
.ifndef dp
; address of next direct-page ($FFxx) variable
.define dp $FF80
.endif
; DMG/CGB hardware identifier
.define gb_id_cgb $10 ; mask for testing CGB bit
.define gb_id_devcart $04 ; mask for testing "on devcart" bit
.define gb_id bss
.redefine bss bss+1
; Stack is normally here
.define std_stack $DFFF
; Copies $1000 bytes from HL to $C000, then jumps to it.
; A is preserved for jumped-to code.
copy_to_wram_then_run:
ld b,a
ld de,$C000
ld c,$10
- ldi a,(hl)
ld (de),a
inc e
jr nz,-
inc d
dec c
jr nz,-
ld a,b
jp $C000
.ifndef CUSTOM_RESET
reset:
; Run code from $C000, as is done on devcart. This
; ensures minimal difference in how it behaves.
ld hl,$4000
jp copy_to_wram_then_run
.bank 1 slot 1
.org $0 ; otherwise wla pads with lots of zeroes
jp std_reset
.endif
; Common routines
.include "gb.inc"
.include "macros.inc"
.include "delay.s"
.include "crc.s"
.include "printing.s"
.include "numbers.s"
.include "testing.s"
; Sets up hardware and runs main
std_reset:
; Init hardware
di
ld sp,std_stack
; Save DMG/CGB id
ld (gb_id),a
; Init hardware
.ifndef BUILD_GBS
wreg TAC,$00
wreg IF,$00
wreg IE,$00
.endif
wreg NR52,0 ; sound off
wreg NR52,$80 ; sound on
wreg NR51,$FF ; mono
wreg NR50,$77 ; volume
; TODO: clear all memory?
ld hl,std_print
call init_printing
call init_testing
call init_runtime
call reset_crc ; in case init_runtime prints anything
delay_msec 250
; Run user code
call main
; Default is to successful exit
ld a,0
jp exit
; Exits code and reports value of A
exit:
ld sp,std_stack
push af
call +
pop af
jp post_exit
+ push af
call print_newline
call show_printing
pop af
; Report exit status
cp 1
; 0: ""
ret c
; 1: "Failed"
jr nz,+
print_str "Failed",newline
ret
; n: "Failed #n"
+ print_str "Failed #"
call print_dec
call print_newline
ret
; returnOrg puts this code AFTER user code.
.section "runtime" returnOrg
|
Zofyan/rusty-gb
| 3,011
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/testing.s
|
; Diagnostic and testing utilities
.define result bss+0
.define test_name bss+1
.redefine bss bss+3
; Sets test code and optional error text
; Preserved: AF, BC, DE, HL
.macro set_test ; code[,text[,text2]]
push hl
call set_test_
jr @set_test\@
.byte \1
.if NARGS > 1
.byte \2
.endif
.if NARGS > 2
.byte \3
.endif
.byte 0
@set_test\@:
pop hl
.endm
set_test_:
pop hl
push hl
push af
inc hl
inc hl
ldi a,(hl)
ld (result),a
ld a,l
ld (test_name),a
ld a,h
ld (test_name+1),a
pop af
ret
; Initializes testing module
init_testing:
set_test $FF
call init_crc
ret
; Reports "Passed", then exits with code 0
tests_passed:
call print_newline
print_str "Passed"
ld a,0
jp exit
; Reports "Done" if set_test has never been used,
; "Passed" if set_test 0 was last used, or
; failure if set_test n was last used.
tests_done:
ld a,(result)
inc a
jr z,+
dec a
jr z,tests_passed
jr test_failed
+ print_str "Done"
ld a,0
jp exit
; Reports current error text and exits with result code
test_failed:
ld a,(test_name)
ld l,a
ld a,(test_name+1)
ld h,a
ld a,(hl)
or a
jr z,+
call print_newline
call print_str_hl
call print_newline
+
ld a,(result)
cp 1 ; if a = 0 then a = 1
adc 0
jp exit
; Prints checksum as 8-character hex value
; Preserved: AF, BC, DE, HL
print_crc:
push af
; Must read checksum entirely before printing,
; since printing updates it.
lda checksum
cpl
push af
lda checksum+1
cpl
push af
lda checksum+2
cpl
push af
lda checksum+3
cpl
call print_hex
pop af
call print_hex
pop af
call print_hex
pop af
call print_a
pop af
ret
; If checksum doesn't match expected, reports failed test.
; Passing 0 just prints checksum. Clears checksum afterwards.
.macro check_crc ARGS crc
.if crc == 0
call show_printing
call print_newline
call print_crc
.else
ld bc,(crc >> 16) ~ $FFFF
ld de,(crc & $FFFF) ~ $FFFF
call check_crc_
.endif
.endm
check_crc_:
lda checksum+0
cp e
jr nz,+
lda checksum+1
cp d
jr nz,+
lda checksum+2
cp c
jr nz,+
lda checksum+3
cp b
jr nz,+
jp reset_crc
+ call print_crc
jp test_failed
; Updates checksum with bytes from addr to addr+size-1
.macro checksum_mem ARGS addr,size
ld hl,addr
ld bc,size
call checksum_mem_
.endm
checksum_mem_:
- ldi a,(hl)
call update_crc
dec bc
ld a,b
or c
jr nz,-
ret
|
Zofyan/rusty-gb
| 5,377
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/console.s
|
; Scrolling text console
; Console is 20x18 characters. Buffers lines, so
; output doesn't appear until a newline or flush.
; If scrolling isn't supported (i.e. SCY is treated
; as if always zero), the first 18 lines will
; still print properly). Also works properly if
; LY isn't supported (always reads back as the same
; value).
.define console_width 20
.define console_buf bss+0
.define console_pos bss+console_width
.define console_mode bss+console_width+1
.define console_scroll bss+console_width+2
.redefine bss bss+console_width+3
; Waits for start of LCD blanking period
; Preserved: BC, DE, HL
console_wait_vbl:
push bc
; Wait for start of vblank, with
; timeout in case LY doesn't work
; or LCD is disabled.
ld bc,-1250
- inc bc
ld a,b
or c
jr z,@timeout
lda LY
cp 144
jr nz,-
@timeout:
pop bc
ret
; Initializes text console
console_init:
call console_hide
; CGB-specific inits
ld a,(gb_id)
and gb_id_cgb
call nz,@init_cgb
; Clear nametable
ld a,' '
call @fill_nametable
; Load tiles
ld hl,TILES+$200
ld c,0
call @load_tiles
ld hl,TILES+$A00
ld c,$FF
call @load_tiles
; Init state
ld a,console_width
ld (console_pos),a
ld a,0
ld (console_mode),a
ld a,-8
ld (console_scroll),a
call console_scroll_up_
jr console_show
@fill_nametable:
ld hl,BGMAP0
ld b,4
- ld (hl),a
inc l
jr nz,-
inc h
dec b
jr nz,-
ret
@init_cgb:
; Clear palette
wreg $FF68,$80
ld b,16
- wreg $FF69,$FF
wreg $FF69,$7F
wreg $FF69,$00
wreg $FF69,$00
wreg $FF69,$00
wreg $FF69,$00
wreg $FF69,$00
wreg $FF69,$00
dec b
jr nz,-
; Clear attributes
ld a,1
ld (VBK),a
ld a,0
call @fill_nametable
ld a,0
ld (VBK),a
ret
@load_tiles:
ld de,ASCII
ld b,96
-- push bc
ld b,8
- ld a,(de)
inc de
xor c
ldi (hl),a
ldi (hl),a
dec b
jr nz,-
pop bc
dec b
jr nz,--
ret
; Shows console display
; Preserved: AF, BC, DE, HL
console_show:
push af
; Enable LCD
call console_wait_vbl
wreg LCDC,$91
wreg SCX,0
wreg BGP,$E4
jp console_apply_scroll_
; Hides console display by turning LCD off
; Preserved: AF, BC, DE, HL
console_hide:
push af
; LCD off
call console_wait_vbl
wreg LCDC,$11
pop af
ret
; Changes to normal text mode
; Preserved: BC, DE, HL
console_normal:
xor a
jr console_set_mode
; Changes to inverse text mode
; Preserved: BC, DE, HL
console_inverse:
ld a,$80
; Changes console mode to A.
; 0: Normal, $80: Inverse
; Preserved: BC, DE, HL
console_set_mode:
and $80
ld (console_mode),a
ret
; Prints char A to console. Will not appear until
; a newline or flush occurs.
; Preserved: AF, BC, DE, HL
console_print:
push af
cp 10
jr z,console_newline_
push hl
push af
ld hl,console_pos
ldi a,(hl)
cp <console_buf
jr nz,@not_at_end
; Newline if at end of current line. If this
; were done after writing to buffer, calling
; console_newline would print extra newline.
; Doing it before eliminates this.
; Ignore any spaces at end of line
pop af
cp ' '
jr z,@ignore_space
call console_newline
push af
@not_at_end:
pop af
or (hl) ; apply current attributes
dec l ; hl = console_pos
dec (hl) ; console_pos = console_pos - 1
ld l,(hl) ; hl = position in buffer
ld (hl),a
@ignore_space
pop hl
pop af
ret
; Displays current line and starts new one
; Preserved: AF, BC, DE, HL
console_newline:
push af
console_newline_:
call console_wait_vbl
call console_flush_
call console_scroll_up_
call console_flush_
jp console_apply_scroll_
console_scroll_up_:
push bc
push hl
; Scroll up 8 pixels
ld a,(console_scroll)
add 8
ld (console_scroll),a
; Start new clear line
ld a,' '
ld hl,console_buf + console_width - 1
ld b,console_width
- ldd (hl),a
dec b
jr nz,-
ld a,<(console_buf + console_width)
ld (console_pos),a
pop hl
pop bc
ret
; Displays current line's contents without scrolling.
; Preserved: A, BC, DE, HL
console_flush:
push af
call console_wait_vbl
call console_flush_
console_apply_scroll_:
ld a,(console_scroll)
sub 136
sta SCY
pop af
ret
console_flush_:
push de
push hl
; Address of row in nametable
ld a,(console_scroll)
ld l,a
ld h,(>BGMAP0) >> 2
add hl,hl
add hl,hl
; Copy line
ld de,console_buf + console_width
- dec e
ld a,(de)
ldi (hl),a
ld a,e
cp <console_buf
jr nz,-
pop hl
pop de
ret
ASCII:
.incbin "console.bin"
|
Zofyan/rusty-gb
| 1,035
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/cpu_speed.s
|
; CPU speed manipulation.
; Switches to normal speed. No effect on DMG.
; Preserved: BC, DE, HL
cpu_norm:
; Do nothing if not CGB
ld a,(gb_id)
and gb_id_cgb
ret z
lda KEY1
rlca
ret nc
jr cpu_speed_toggle
; Switches to double speed. No effect on DMG.
; Preserved: BC, DE, HL
cpu_fast:
; Do nothing if not CGB
ld a,(gb_id)
and gb_id_cgb
ret z
lda KEY1
rlca
ret c
cpu_speed_toggle:
di
lda IE
push af
xor a
sta IE
sta IF
wreg P1,$30
wreg KEY1,1
stop
nop
pop af
sta IE
ret
; Determines current CPU speed without using KEY1.
; A=1 if fast, 0 if normal. Always 0 on DMG.
; Preserved: BC, DE,HL
get_cpu_speed:
push bc
call sync_apu
wreg NR14,$C0
wreg NR11,-1
wreg NR12,8
wreg NR14,$C0
ld bc,-$262
- inc bc
lda NR52
and 1
jr nz,-
ld a,0
bit 7,b
jr nz,+
inc a
+ pop bc
ret
|
Zofyan/rusty-gb
| 1,941
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/build_gbs.s
|
; Build as GBS music file
.memoryMap
defaultSlot 0
slot 0 $3000 size $1000
slot 1 $C000 size $1000
.endMe
.romBankSize $1000
.romBanks 2
;;;; GBS music file header
.byte "GBS"
.byte 1 ; vers
.byte 1 ; songs
.byte 1 ; first song
.word load_addr
.word reset
.word gbs_play
.word std_stack
.byte 0,0 ; timer
.ds $60,0
load_addr:
; WLA assumes we're building ROM and messes
; with bytes at the beginning, so skip them.
.ds $100,0
;;;; Shell
.include "runtime.s"
init_runtime:
ld a,$01 ; Identify as DMG hardware
ld (gb_id),a
.ifdef TEST_NAME
print_str TEST_NAME,newline,newline
.endif
ret
std_print:
sta SB
wreg SC,$81
delay 2304
ret
post_exit:
call play_byte
forever:
wreg NR52,0 ; sound off
- jp -
.ifndef CUSTOM_RESET
gbs_play:
.endif
console_flush:
console_normal:
console_inverse:
console_set_mode:
ret
; Reports A in binary as high and low tones, with
; leading low tone for reference. Omits leading
; zeroes.
; Preserved: AF, BC, DE, HL
play_byte:
push af
push hl
; HL = (A << 1) | 1
scf
rla
ld l,a
ld h,0
rl h
; Shift left until next-to-top bit is 1
- add hl,hl
bit 6,h
jr z,-
; Reset sound
delay_msec 400
wreg NR52,0 ; sound off
wreg NR52,$80 ; sound on
wreg NR51,$FF ; mono
wreg NR50,$77 ; volume
- add hl,hl
; Low or high pitch based on bit shifted out
; of HL
ld a,0
jr nc,+
ld a,$FF
+ sta NR23
; Play short tone
wreg NR21,$A0
wreg NR22,$F0
wreg NR24,$86
delay_msec 75
wreg NR22,0
wreg NR23,$F8
wreg NR24,$87
delay_msec 200
; Loop until HL = $8000
ld a,h
xor $80
or l
jr nz,-
pop hl
pop af
ret
.ends
|
Zofyan/rusty-gb
| 1,777
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/printing.s
|
; Main printing routine that checksums and
; prints to output device
; Character that does equivalent of print_newline
.define newline 10
; Prints char without updating checksum
; Preserved: BC, DE, HL
.define print_char_nocrc bss
.redefine bss bss+3
; Initializes printing. HL = print routine
init_printing:
ld a,l
ld (print_char_nocrc+1),a
ld a,h
ld (print_char_nocrc+2),a
jr show_printing
; Hides/shows further printing
; Preserved: BC, DE, HL
hide_printing:
ld a,$C9 ; RET
jr +
show_printing:
ld a,$C3 ; JP (nn)
+ ld (print_char_nocrc),a
ret
; Prints character and updates checksum UNLESS
; it's a newline.
; Preserved: AF, BC, DE, HL
print_char:
push af
cp newline
call nz,update_crc
call print_char_nocrc
pop af
ret
; Prints space. Does NOT update checksum.
; Preserved: AF, BC, DE, HL
print_space:
push af
ld a,' '
call print_char_nocrc
pop af
ret
; Advances to next line. Does NOT update checksum.
; Preserved: AF, BC, DE, HL
print_newline:
push af
ld a,newline
call print_char_nocrc
pop af
ret
; Prints immediate string
; Preserved: AF, BC, DE, HL
.macro print_str ; string,string2
push hl
call print_str_
.byte \1
.if NARGS > 1
.byte \2
.endif
.if NARGS > 2
.byte \3
.endif
.byte 0
pop hl
.endm
print_str_:
pop hl
call print_str_hl
jp hl
; Prints zero-terminated string pointed to by HL.
; On return, HL points to byte AFTER zero terminator.
; Preserved: AF, BC, DE
print_str_hl:
push af
jr +
- call print_char
+ ldi a,(hl)
or a
jr nz,-
pop af
ret
|
Zofyan/rusty-gb
| 1,224
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/crc.s
|
; CRC-32 checksum calculation
.define checksum dp+0 ; little-endian, complemented
.redefine dp dp+4
; Initializes checksum module. Might initialize tables
; in the future.
init_crc:
jr reset_crc
; Clears CRC
; Preserved: BC, DE, HL
reset_crc:
ld a,$FF
sta checksum+0
sta checksum+1
sta checksum+2
sta checksum+3
ret
; Updates current checksum with byte A
; Preserved: AF, BC, DE, HL
; Time: 237 cycles average
update_crc:
; 65 cycles + 8*cycles per bit
; min cycles per bit: 14
; max cycles per bit: 29
push af
push bc
push de
push hl
ld hl,checksum+3
ld b,(hl)
dec l
ld c,(hl)
dec l
ld d,(hl)
dec l
xor (hl)
ld h,8
- srl b
rr c
rr d
rra
jr nc,+
ld e,a
ld a,b
xor $ED
ld b,a
ld a,c
xor $B8
ld c,a
ld a,d
xor $83
ld d,a
ld a,e
xor $20
+ dec h
jr nz,-
ld h,>checksum
ldi (hl),a
ld (hl),d
inc l
ld (hl),c
inc l
ld (hl),b
pop hl
pop de
pop bc
pop af
ret
|
Zofyan/rusty-gb
| 1,751
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/checksums.s
|
; Multiple checksum table handling
.define next_checksum bss+0
.redefine bss bss+2
; If PRINT_CHECKSUMS is defined, checksums are printed
; rather than compared.
; Initializes multiple checksum handler to use checksums
; table (defined by user).
; Preserved: BC, DE, HL
checksums_init:
ld a,<checksums
ld (next_checksum),a
ld a,>checksums
ld (next_checksum+1),a
ret
; Compares current checksum with next checksum in
; list. Z if they match, NZ if not.
; Preserved: BC, DE, HL
checksums_compare:
.ifdef PRINT_CHECKSUMS
lda checksum+3
push af
lda checksum+2
push af
lda checksum+1
push af
lda checksum+0
push af
ld a,(next_checksum)
inc a
ld (next_checksum),a
sub <checksums+1
and $03
ld a,','
jr nz,+
print_str newline,'.',"byte"
ld a,' '
+ call print_char
pop af
call @print_byte
pop af
call @print_byte
pop af
call @print_byte
ld a,'$'
call print_char
pop af
call print_hex
xor a
ret
@print_byte:
push af
ld a,'$'
call print_char
pop af
call print_hex
ld a,','
call print_char
ret
.else
push bc
push de
push hl
ld a,(next_checksum)
ld l,a
ld a,(next_checksum+1)
ld h,a
ld de,checksum
ld b,0
- ld a,(de)
xor (hl)
or b
ld b,a
inc hl
inc e
ld a,e
cp <(checksum+4)
jr nz,-
ld a,l
ld (next_checksum),a
ld a,h
ld (next_checksum+1),a
ld a,b
cp 0
pop hl
pop de
pop bc
ret
.endif
|
Zofyan/rusty-gb
| 1,277
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/build_rom.s
|
; Build as GB ROM
.memoryMap
defaultSlot 0
slot 0 $0000 size $4000
slot 1 $C000 size $4000
.endMe
.romBankSize $4000 ; generates $8000 byte ROM
.romBanks 2
.cartridgeType 1 ; MBC1
.computeChecksum
.computeComplementCheck
;;;; GB ROM header
; GB header read by bootrom
.org $100
nop
jp reset
; Nintendo logo required for proper boot
.byte $CE,$ED,$66,$66,$CC,$0D,$00,$0B
.byte $03,$73,$00,$83,$00,$0C,$00,$0D
.byte $00,$08,$11,$1F,$88,$89,$00,$0E
.byte $DC,$CC,$6E,$E6,$DD,$DD,$D9,$99
.byte $BB,$BB,$67,$63,$6E,$0E,$EC,$CC
.byte $DD,$DC,$99,$9F,$BB,$B9,$33,$3E
; Internal name
.ifdef ROM_NAME
.byte ROM_NAME
.endif
; CGB/DMG requirements
.org $143
.ifdef REQUIRE_CGB
.byte $C0
.else
.ifndef REQUIRE_DMG
.byte $80
.endif
.endif
.org $200
;;;; Shell
.include "runtime.s"
.include "console.s"
init_runtime:
call console_init
.ifdef TEST_NAME
print_str TEST_NAME,newline,newline
.endif
ret
std_print:
push af
sta SB
wreg SC,$81
delay 2304
pop af
jp console_print
post_exit:
call console_show
call play_byte
forever:
wreg NR52,0 ; sound off
- jr -
play_byte:
ret
.ends
|
Zofyan/rusty-gb
| 4,343
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/apu.s
|
; Sound chip utilities
; Turns APU off
; Preserved: BC, DE, HL
sound_off:
wreg NR52,0
ret
; Turns APU on
; Preserved: BC, DE, HL
sound_on:
wreg NR52,$80 ; power
wreg NR51,$FF ; mono
wreg NR50,$77 ; volume
ret
; Synchronizes to APU length counter within
; tens of clocks. Uses square 2 channel.
; Preserved: BC, DE, HL
sync_apu:
wreg NR24,$00 ; disable length
wreg NR21,$3E ; length = 2 (in case of extra len clk)
wreg NR22,$08 ; silent without disabling channel
wreg NR24,$C0 ; start length
- lda NR52 ; wait for length to reach zero
and $02
jr nz,-
ret
; Synchronizes to first square sweep within
; tens of clocks. Uses square 1 channel.
; Preserved: BC, DE, HL
sync_sweep:
wreg NR10,$11 ; sweep period = 1, shift = 1
wreg NR12,$08 ; silent without disabling channel
wreg NR13,$FF ; freq = $3FF
wreg NR14,$83 ; start
- lda NR52
and $01
jr nz,-
ret
; Copies 16-byte wave from (HL) to wave RAM
; Preserved: BC, DE
load_wave:
push bc
wreg NR30,$00 ; disable while writing
ld c,$30
- ld a,(hl+)
ld ($FF00+c),a
inc c
bit 6,c
jr z,-
pop bc
ret
; Makes short beep
; Preserved: BC, DE, HL
beep:
xor a ; sound off
sta NR52
dec a
sta NR52 ; sound on
sta NR51 ; mono
sta NR50 ; volume
wreg NR12,$F1 ; volume, envelope rate
wreg NR14,$86 ; note on, pitch
delay_msec 250
ret
; Marks sound with bits of A encoded into volume
; Preserved: BC, DE, HL
mark_sound:
push bc
ld c,a
ld b,8
wreg NR10,0
wreg NR11,$80
wreg NR13,$F8
- ld a,$60
rl c
jr nc,+
ld a,$A0
+ sta NR12
wreg NR14,$87
delay_usec 300
wreg NR12,0
delay_usec 100
dec b
jr nz,-
pop bc
ret
; Fills wave RAM with A
; Preserved: BC, DE, HL
fill_wave:
push bc
ld c,$30
- ld ($FF00+c),a
inc c
bit 6,c
jr z,-
pop bc
ret
; Gets current length counter value for
; channel with mask A into A. Length counter
; must be enabled for that channel.
; Preserved: BC, DE, HL
get_len_a:
push bc
ld c,a
ld b,0
- lda NR52 ; 3
and c ; 1
jr z,+ ; 2
delay 4096-10
inc b ; 1
jr nz,- ; 3
+ ld a,b
pop bc
ret
; Synchronizes exactly to length clock. Next length clock
; occurs by 4079 clocks after this returns. Uses NR2x.
; Preserved: AF, BC, DE, HL
sync_length:
push af
push hl
ld hl,NR52
wreg NR22,$08 ; silent without disabling channel
wreg NR24,$40 ; avoids extra length clock on trigger
wreg NR21,-2 ; length = 2, in case clock occurs immediately
wreg NR24,$C0 ; start length
; Coarse sync
ld a,$02
- and (hl)
jr nz,-
; Fine sync. Slowly moves "forward" until
; length clock occurs just before reading NR52.
- delay 4097-20
wreg NR21,-1 ; 5
wreg NR24,$C0 ; 5
lda NR52 ; 3
delay 2 ; 2
and $02 ; 2
jr nz,- ; 3
pop hl
pop af
ret
; Delays n*4096 cycles
; Preserved: BC, DE, HL
.macro delay_frames ; n
ld a,\1
call delay_frames_
.endm
; Delays A*4096+13 cycles (including CALL)
; Preserved: BC, DE, HL
delay_a_frames:
or a ; 1
jr nz,+ ; 3
; -1
ret
delay_frames_: ; delays 4096*A-2 cycles (including CALL)
push af ; 4
ld a,256-13-20-12 ; 2
jr ++ ; 3
+
- push af ; 4
ld a,256-13-20 ; 2
++ call delay_a_20_cycles
delay 4096-256
pop af ; 3
dec a ; 1
jr nz,- ; 3
; -1
ret
.macro test_chan_timing ; chan, iter
ld a,\1
call print_dec
call print_space
ld a,\2
- push af
test_chan 1<<\1, \1*5+NR10
pop af
dec a
jr nz,-
call print_newline
.endm
.macro test_chans ARGS iter
test_chan_timing 0,iter
test_chan_timing 1,iter
test_chan_timing 2,iter
test_chan_timing 3,iter
.endm
|
Zofyan/rusty-gb
| 1,579
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/crc_fast.s
|
; Fast table-based CRC-32
.define crc_tables (bss+$FF)&$FF00 ; 256-byte aligned
.redefine bss crc_tables+$400
; Initializes fast CRC tables and resets checksum.
; Time: 47 msec
init_crc_fast:
ld l,0
@next:
xor a
ld c,a
ld d,a
ld e,l
ld h,8
- rra
rr c
rr d
rr e
jr nc,+
xor $ED
ld b,a
ld a,c
xor $B8
ld c,a
ld a,d
xor $83
ld d,a
ld a,e
xor $20
ld e,a
ld a,b
+ dec h
jr nz,-
ld h,>crc_tables
ld (hl),e
inc h
ld (hl),d
inc h
ld (hl),c
inc h
ld (hl),a
inc l
jr nz,@next
jp init_crc
; Faster version of update_crc
; Preserved: BC, DE
; Time: 50 cycles (including CALL)
update_crc_fast:
; Fastest inline macro version of update_crc_fast
; Time: 40 cycles
; Size: 28 bytes
.macro update_crc_fast
ld l,a ; 1
lda checksum ; 3
xor l ; 1
ld l,a ; 1
ld h,>crc_tables ; 2
lda checksum+1 ; 3
xor (hl) ; 2
inc h ; 1
sta checksum ; 3
lda checksum+2 ; 3
xor (hl) ; 2
inc h ; 1
sta checksum+1 ; 3
lda checksum+3 ; 3
xor (hl) ; 2
inc h ; 1
sta checksum+2 ; 3
ld a,(hl) ; 2
sta checksum+3 ; 3
.endm
update_crc_fast
ret
|
Zofyan/rusty-gb
| 1,783
|
test-roms/gb-test-roms-master/cpu_instrs/source/common/instr_test.s
|
; Framework for CPU instruction tests
; Calls test_instr with each instruction copied
; to instr, with a JP instr_done after it.
; Verifies checksum after testing instruction and
; prints opcode if it's wrong.
.include "checksums.s"
.include "cpu_speed.s"
.include "apu.s"
.include "crc_fast.s"
.define instr $DEF8
.define rp_temp (instr-4)
.define temp bss
; Sets SP to word at addr
; Preserved: BC, DE
.macro ldsp ; addr
ld a,(\1)
ld l,a
ld a,((\1)+1)
ld h,a
ld sp,hl
.endm
main:
call cpu_fast
call init_crc_fast
call checksums_init
set_test 0
ld hl,instrs
- ; Copy instruction
ld a,(hl+)
ld (instr),a
ld a,(hl+)
ld (instr+1),a
ld a,(hl+)
ld (instr+2),a
push hl
; Put JP instr_done after it
ld a,$C3
ld (instr+3),a
ld a,<instr_done
ld (instr+4),a
ld a,>instr_done
ld (instr+5),a
call reset_crc
call test_instr
call checksums_compare
jr z,passed
set_test 1
ld a,(instr)
call print_a
cp $CB
jr nz,+
ld a,(instr+1)
call print_a
+
passed:
; Next instruction
pop hl
ld a,l
cp <instrs_end
jr nz,-
ld a,h
cp >instrs_end
jr nz,-
jp tests_done
; Updates checksum with AF, BC, DE, and HL
checksum_af_bc_de_hl:
push hl
push af
update_crc_fast
pop hl
ld a,l
update_crc_fast
ld a,b
update_crc_fast
ld a,c
update_crc_fast
ld a,d
update_crc_fast
ld a,e
update_crc_fast
pop de
ld a,d
update_crc_fast
ld a,e
update_crc_fast
ret
|
zooeywm/rcore-learning
| 1,087
|
os/src/link_app.S
|
/* Generated by build.rs */
.align 3
.section .data
.global _num_app
_num_app:
.quad 5
.quad app_0_start
.quad app_1_start
.quad app_2_start
.quad app_3_start
.quad app_4_start
.quad app_4_end
.section .data
.global app_0_start
.global app_0_end
app_0_start:
.incbin "../user/target/riscv64gc-unknown-none-elf/release/00_hello_world.bin"
app_0_end:
.section .data
.global app_1_start
.global app_1_end
app_1_start:
.incbin "../user/target/riscv64gc-unknown-none-elf/release/01_store_fault.bin"
app_1_end:
.section .data
.global app_2_start
.global app_2_end
app_2_start:
.incbin "../user/target/riscv64gc-unknown-none-elf/release/02_power.bin"
app_2_end:
.section .data
.global app_3_start
.global app_3_end
app_3_start:
.incbin "../user/target/riscv64gc-unknown-none-elf/release/03_priv_inst.bin"
app_3_end:
.section .data
.global app_4_start
.global app_4_end
app_4_start:
.incbin "../user/target/riscv64gc-unknown-none-elf/release/04_priv_csr.bin"
app_4_end:
|
zooeywm/rcore-learning
| 1,659
|
os/src/trap/trap.S
|
.altmacro
.macro SAVE_GP n
sd x\n, \n*8(sp)
.endm
.macro LOAD_GP n
ld x\n, \n*8(sp)
.endm
.section .text
.globl __alltraps
.globl __restore
.align 2
__alltraps:
# exchange sp and sscratch
csrrw sp, sscratch, sp
# now sp->kernel stack, sscratch->user stack
# allocate a TrapContext on kernel stack
# 32 for general registers, 2 for sstatus and sepc
addi sp, sp, -34*8
# save general registers
sd x1, 1*8(sp)
# skip sp(x2), we will save it later
sd x3, 3*8(sp)
# skip tp(x4), application does not use it
# save x5-x31
.set n, 5
.rept 27
SAVE_GP %n
.set n, n+1
.endr
# we can use t0/t1/t2 freely, because they were saved on kernel stack
csrr t0, sstatus
csrr t1, sepc
sd t0, 32*8(sp)
sd t1, 33*8(sp)
# read user stack from sscratch and save it on the kernel stack
csrr t2, sscratch
sd t2, 2*8(sp)
# set input argument of trap_handler(cx: &mut TrapContext)
mv a0, sp
call trap_handler
__restore:
# case1: start running app by __restore
# case2: back to U after handling trap
mv sp, a0
# now sp->kernel stack(after allocated), sscratch->user stack
# restore sstatus/sepc
ld t0, 32*8(sp)
ld t1, 33*8(sp)
ld t2, 2*8(sp)
csrw sstatus, t0
csrw sepc, t1
csrw sscratch, t2
# restore general registers except sp/tp
ld x1, 1*8(sp)
ld x3, 3*8(sp)
.set n, 5
.rept 27
LOAD_GP %n
.set n, n+1
.endr
# release TrapContext on kernel stack
addi sp, sp, 34*8
csrrw sp,sscratch, sp
# now sp->user stack, sscratch->kernel stack
sret
|
zuki/rustos
| 2,661
|
kern/src/init/init.s
|
// #define EL0 0b00
// #define EL1 0b01
// #define EL2 0b10
// #define EL3 0b11
.section .text.init
.global _start
_start:
// read cpu affinity, start core 0, halt rest
mrs x1, MPIDR_EL1
and x1, x1, #3
cbz x1, setup
halt:
// core affinity != 0, halt it
wfe
b halt
setup:
// store the desired EL1 stack pointer in x1
adr x1, _start
// read the current exception level into x0 (ref: C5.2.1)
mrs x0, CurrentEL
and x0, x0, #0b1100
lsr x0, x0, #2
switch_to_el2:
// switch to EL2 if we're in EL3. otherwise switch to EL1
cmp x0, 0b11 // EL3
bne switch_to_el1
// set-up SCR_EL3 (bits 0, 4, 5, 7, 8, 10) (A53: 4.3.42)
mov x2, #0x5b1
msr SCR_EL3, x2
// set-up SPSR and PL switch! (bits 0, 3, 6, 7, 8, 9) (ref: C5.2.20)
mov x2, #0x3c9
msr SPSR_EL3, x2
adr x2, switch_to_el1
msr ELR_EL3, x2
eret
switch_to_el1:
// switch to EL1 if we're not already in EL1. otherwise continue with start
cmp x0, 0b01 // EL1
beq set_stack
// set the stack-pointer for EL1
msr SP_EL1, x1
// enable CNTP for EL1/EL0 (ref: D7.5.2, D7.5.13)
// NOTE: This doesn't actually enable the counter stream.
mrs x0, CNTHCTL_EL2
orr x0, x0, #0b11
msr CNTHCTL_EL2, x0
msr CNTVOFF_EL2, xzr
// enable AArch64 in EL1 (A53: 4.3.36)
mov x0, #(1 << 31) // Enable AArch64 for EL1
orr x0, x0, #(1 << 1) // RES1 on A-53
msr HCR_EL2, x0
mrs x0, HCR_EL2
// enable floating point and SVE (SIMD) (A53: 4.3.38, 4.3.34)
msr CPTR_EL2, xzr // don't trap accessing SVE registers
mrs x0, CPACR_EL1
orr x0, x0, #(0b11 << 20)
msr CPACR_EL1, x0
// Set SCTLR to known state (RES1: 11, 20, 22, 23, 28, 29) (A53: 4.3.30)
mov x2, #0x0800
movk x2, #0x30d0, lsl #16
msr SCTLR_EL1, x2
// set up exception handlers
// FIXME: load `_vectors` addr into appropriate register (guide: 10.4)
// change execution level to EL1 (ref: C5.2.19)
mov x2, #0x3c5
msr SPSR_EL2, x2
// FIXME: Return to EL1 at `set_stack`.
set_stack:
// set the current stack pointer
mov sp, x1
go_kmain:
// jump to kmain, which shouldn't return. halt if it does
bl kinit
b halt
context_save:
// FIXME: Save the remaining context to the stack.
.global context_restore
context_restore:
// FIXME: Restore the context from the stack.
ret
.align 11
_vectors:
// FIXME: Setup the 16 exception vectors.
|
zuki/rustos
| 3,408
|
kern/src/init/vectors.s
|
.global context_save
context_save:
// FIXME: Save the remaining context to the stack.
// x28-x30はHANDLERで保存済み
stp x26, x27, [SP, #-16]!
stp x24, x25, [SP, #-16]!
stp x22, x23, [SP, #-16]!
stp x20, x21, [SP, #-16]!
stp x18, x19, [SP, #-16]!
stp x16, x17, [SP, #-16]!
stp x14, x15, [SP, #-16]!
stp x12, x13, [SP, #-16]!
stp x10, x11, [SP, #-16]!
stp x8, x9, [SP, #-16]!
stp x6, x7, [SP, #-16]!
stp x4, x5, [SP, #-16]!
stp x2, x3, [SP, #-16]!
stp x0, x1, [SP, #-16]!
stp q30, q31, [SP, #-32]!
stp q28, q29, [SP, #-32]!
stp q26, q27, [SP, #-32]!
stp q24, q25, [SP, #-32]!
stp q22, q23, [SP, #-32]!
stp q20, q21, [SP, #-32]!
stp q18, q19, [SP, #-32]!
stp q16, q17, [SP, #-32]!
stp q14, q15, [SP, #-32]!
stp q12, q13, [SP, #-32]!
stp q10, q11, [SP, #-32]!
stp q8, q9, [SP, #-32]!
stp q6, q7, [SP, #-32]!
stp q4, q5, [SP, #-32]!
stp q2, q3, [SP, #-32]!
stp q0, q1, [SP, #-32]!
mrs x1, TTBR1_EL1
mrs x0, TTBR0_EL1
stp x0, x1, [SP, #-16]!
mrs x1, TPIDR_EL0
mrs x0, SP_EL0
stp x0, x1, [SP, #-16]!
mrs x1, SPSR_EL1
mrs x0, ELR_EL1
stp x0, x1, [SP, #-16]!
// handle_execptionの引数を設定
mov x0, x29
mrs x1, ESR_EL1
mov x2, SP
mrs x3, FAR_EL1
// この関数を呼んだ際のLRを保存
stp xzr, lr, [SP, #-16]!
// handle_exceptionの呼び出し
bl handle_exception
// この関数を呼んだ際のLRを復元
ldp xzr, lr, [SP], #16
// context_restoreのfall through
.global context_restore
context_restore:
// FIXME: Restore the context from the stack.
// SPはトラップフレームを指している
ldp x0, x1, [SP], #16
msr ELR_EL1, x0
msr SPSR_EL1, x1
ldp x0, x1, [SP], #16
msr SP_EL0, x0
msr TPIDR_EL0, x1
ldp x0, x1, [SP], #16
msr TTBR0_EL1, x0
msr TTBR1_EL1, x1
dsb ISHST
tlbi VMALLE1
dsb ISH
isb
ldp q0, q1, [SP], #32
ldp q2, q3, [SP], #32
ldp q4, q5, [SP], #32
ldp q6, q7, [SP], #32
ldp q8, q9, [SP], #32
ldp q10, q11, [SP], #32
ldp q12, q13, [SP], #32
ldp q14, q15, [SP], #32
ldp q16, q17, [SP], #32
ldp q18, q19, [SP], #32
ldp q20, q21, [SP], #32
ldp q22, q23, [SP], #32
ldp q24, q25, [SP], #32
ldp q26, q27, [SP], #32
ldp q28, q29, [SP], #32
ldp q30, q31, [SP], #32
ldp x0, x1, [SP], #16
ldp x2, x3, [SP], #16
ldp x4, x5, [SP], #16
ldp x6, x7, [SP], #16
ldp x8, x9, [SP], #16
ldp x10, x11, [SP], #16
ldp x12, x13, [SP], #16
ldp x14, x15, [SP], #16
ldp x16, x17, [SP], #16
ldp x18, x19, [SP], #16
ldp x20, x21, [SP], #16
ldp x22, x23, [SP], #16
ldp x24, x25, [SP], #16
ldp x26, x27, [SP], #16
ret
.macro HANDLER source, kind
.align 7
stp lr, xzr, [SP, #-16]!
stp x28, x29, [SP, #-16]!
mov x29, \source
movk x29, \kind, LSL #16
bl context_save
ldp x28, x29, [SP], #16
ldp lr, xzr, [SP], #16
eret
.endm
.align 11
.global vectors
vectors:
// FIXME: Setup the 16 exception vectors.
HANDLER 0, 0
HANDLER 0, 1
HANDLER 0, 2
HANDLER 0, 3
HANDLER 1, 0
HANDLER 1, 1
HANDLER 1, 2
HANDLER 1, 3
HANDLER 2, 0
HANDLER 2, 1
HANDLER 2, 2
HANDLER 2, 3
HANDLER 3, 0
HANDLER 3, 1
HANDLER 3, 2
HANDLER 3, 3
|
0xA001113/spectre-miner
| 10,572
|
src/asm/keccakf1600_x86-64-win64.s
|
# Source: https://github.com/dot-asm/cryptogams/blob/master/x86_64/keccak1600-x86_64.pl
.text
.def __KeccakF1600; .scl 3; .type 32; .endef
.p2align 5
__KeccakF1600:
.byte 0xf3,0x0f,0x1e,0xfa
movq 60(%rdi),%rax
movq 68(%rdi),%rbx
movq 76(%rdi),%rcx
movq 84(%rdi),%rdx
movq 92(%rdi),%rbp
jmp .Loop
.p2align 5
.Loop:
movq -100(%rdi),%r8
movq -52(%rdi),%r9
movq -4(%rdi),%r10
movq 44(%rdi),%r11
xorq -84(%rdi),%rcx
xorq -76(%rdi),%rdx
xorq %r8,%rax
xorq -92(%rdi),%rbx
xorq -44(%rdi),%rcx
xorq -60(%rdi),%rax
movq %rbp,%r12
xorq -68(%rdi),%rbp
xorq %r10,%rcx
xorq -20(%rdi),%rax
xorq -36(%rdi),%rdx
xorq %r9,%rbx
xorq -28(%rdi),%rbp
xorq 36(%rdi),%rcx
xorq 20(%rdi),%rax
xorq 4(%rdi),%rdx
xorq -12(%rdi),%rbx
xorq 12(%rdi),%rbp
movq %rcx,%r13
rolq $1,%rcx
xorq %rax,%rcx
xorq %r11,%rdx
rolq $1,%rax
xorq %rdx,%rax
xorq 28(%rdi),%rbx
rolq $1,%rdx
xorq %rbx,%rdx
xorq 52(%rdi),%rbp
rolq $1,%rbx
xorq %rbp,%rbx
rolq $1,%rbp
xorq %r13,%rbp
xorq %rcx,%r9
xorq %rdx,%r10
rolq $44,%r9
xorq %rbp,%r11
xorq %rax,%r12
rolq $43,%r10
xorq %rbx,%r8
movq %r9,%r13
rolq $21,%r11
orq %r10,%r9
xorq %r8,%r9
rolq $14,%r12
xorq (%r15),%r9
leaq 8(%r15),%r15
movq %r12,%r14
andq %r11,%r12
movq %r9,-100(%rsi)
xorq %r10,%r12
notq %r10
movq %r12,-84(%rsi)
orq %r11,%r10
movq 76(%rdi),%r12
xorq %r13,%r10
movq %r10,-92(%rsi)
andq %r8,%r13
movq -28(%rdi),%r9
xorq %r14,%r13
movq -20(%rdi),%r10
movq %r13,-68(%rsi)
orq %r8,%r14
movq -76(%rdi),%r8
xorq %r11,%r14
movq 28(%rdi),%r11
movq %r14,-76(%rsi)
xorq %rbp,%r8
xorq %rdx,%r12
rolq $28,%r8
xorq %rcx,%r11
xorq %rax,%r9
rolq $61,%r12
rolq $45,%r11
xorq %rbx,%r10
rolq $20,%r9
movq %r8,%r13
orq %r12,%r8
rolq $3,%r10
xorq %r11,%r8
movq %r8,-36(%rsi)
movq %r9,%r14
andq %r13,%r9
movq -92(%rdi),%r8
xorq %r12,%r9
notq %r12
movq %r9,-28(%rsi)
orq %r11,%r12
movq -44(%rdi),%r9
xorq %r10,%r12
movq %r12,-44(%rsi)
andq %r10,%r11
movq 60(%rdi),%r12
xorq %r14,%r11
movq %r11,-52(%rsi)
orq %r10,%r14
movq 4(%rdi),%r10
xorq %r13,%r14
movq 52(%rdi),%r11
movq %r14,-60(%rsi)
xorq %rbp,%r10
xorq %rax,%r11
rolq $25,%r10
xorq %rdx,%r9
rolq $8,%r11
xorq %rbx,%r12
rolq $6,%r9
xorq %rcx,%r8
rolq $18,%r12
movq %r10,%r13
andq %r11,%r10
rolq $1,%r8
notq %r11
xorq %r9,%r10
movq %r10,-12(%rsi)
movq %r12,%r14
andq %r11,%r12
movq -12(%rdi),%r10
xorq %r13,%r12
movq %r12,-4(%rsi)
orq %r9,%r13
movq 84(%rdi),%r12
xorq %r8,%r13
movq %r13,-20(%rsi)
andq %r8,%r9
xorq %r14,%r9
movq %r9,12(%rsi)
orq %r8,%r14
movq -60(%rdi),%r9
xorq %r11,%r14
movq 36(%rdi),%r11
movq %r14,4(%rsi)
movq -68(%rdi),%r8
xorq %rcx,%r10
xorq %rdx,%r11
rolq $10,%r10
xorq %rbx,%r9
rolq $15,%r11
xorq %rbp,%r12
rolq $36,%r9
xorq %rax,%r8
rolq $56,%r12
movq %r10,%r13
orq %r11,%r10
rolq $27,%r8
notq %r11
xorq %r9,%r10
movq %r10,28(%rsi)
movq %r12,%r14
orq %r11,%r12
xorq %r13,%r12
movq %r12,36(%rsi)
andq %r9,%r13
xorq %r8,%r13
movq %r13,20(%rsi)
orq %r8,%r9
xorq %r14,%r9
movq %r9,52(%rsi)
andq %r14,%r8
xorq %r11,%r8
movq %r8,44(%rsi)
xorq -84(%rdi),%rdx
xorq -36(%rdi),%rbp
rolq $62,%rdx
xorq 68(%rdi),%rcx
rolq $55,%rbp
xorq 12(%rdi),%rax
rolq $2,%rcx
xorq 20(%rdi),%rbx
xchgq %rsi,%rdi
rolq $39,%rax
rolq $41,%rbx
movq %rdx,%r13
andq %rbp,%rdx
notq %rbp
xorq %rcx,%rdx
movq %rdx,92(%rdi)
movq %rax,%r14
andq %rbp,%rax
xorq %r13,%rax
movq %rax,60(%rdi)
orq %rcx,%r13
xorq %rbx,%r13
movq %r13,84(%rdi)
andq %rbx,%rcx
xorq %r14,%rcx
movq %rcx,76(%rdi)
orq %r14,%rbx
xorq %rbp,%rbx
movq %rbx,68(%rdi)
movq %rdx,%rbp
movq %r13,%rdx
testq $255,%r15
jnz .Loop
leaq -192(%r15),%r15
.byte 0xf3,0xc3
.globl KeccakF1600
.def KeccakF1600; .scl 2; .type 32; .endef
.p2align 5
KeccakF1600:
.byte 0xf3,0x0f,0x1e,0xfa
movq %rdi,8(%rsp)
movq %rsi,16(%rsp)
movq %rsp,%r11
.LSEH_begin_KeccakF1600:
movq %rcx,%rdi
pushq %rbx
pushq %rbp
pushq %r12
pushq %r13
pushq %r14
pushq %r15
leaq 100(%rdi),%rdi
subq $200,%rsp
.LSEH_body_KeccakF1600:
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq iotas(%rip),%r15
leaq 100(%rsp),%rsi
call __KeccakF1600
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq -100(%rdi),%rdi
leaq 248(%rsp),%r11
movq -48(%r11),%r15
movq -40(%r11),%r14
movq -32(%r11),%r13
movq -24(%r11),%r12
movq -16(%r11),%rbp
movq -8(%r11),%rbx
leaq (%r11),%rsp
.LSEH_epilogue_KeccakF1600:
mov 8(%r11),%rdi
mov 16(%r11),%rsi
.byte 0xf3,0xc3
.LSEH_end_KeccakF1600:
.globl SHA3_absorb
.def SHA3_absorb; .scl 2; .type 32; .endef
.p2align 5
SHA3_absorb:
.byte 0xf3,0x0f,0x1e,0xfa
movq %rdi,8(%rsp)
movq %rsi,16(%rsp)
movq %rsp,%r11
.LSEH_begin_SHA3_absorb:
movq %rcx,%rdi
movq %rdx,%rsi
movq %r8,%rdx
movq %r9,%rcx
pushq %rbx
pushq %rbp
pushq %r12
pushq %r13
pushq %r14
pushq %r15
leaq 100(%rdi),%rdi
subq $232,%rsp
.LSEH_body_SHA3_absorb:
movq %rsi,%r9
leaq 100(%rsp),%rsi
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq iotas(%rip),%r15
movq %rcx,216-100(%rsi)
.Loop_absorb:
cmpq %rcx,%rdx
jc .Ldone_absorb
shrq $3,%rcx
leaq -100(%rdi),%r8
.Lblock_absorb:
movq (%r9),%rax
leaq 8(%r9),%r9
xorq (%r8),%rax
leaq 8(%r8),%r8
subq $8,%rdx
movq %rax,-8(%r8)
subq $1,%rcx
jnz .Lblock_absorb
movq %r9,200-100(%rsi)
movq %rdx,208-100(%rsi)
call __KeccakF1600
movq 200-100(%rsi),%r9
movq 208-100(%rsi),%rdx
movq 216-100(%rsi),%rcx
jmp .Loop_absorb
.p2align 5
.Ldone_absorb:
movq %rdx,%rax
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq 280(%rsp),%r11
movq -48(%r11),%r15
movq -40(%r11),%r14
movq -32(%r11),%r13
movq -24(%r11),%r12
movq -16(%r11),%rbp
movq -8(%r11),%rbx
leaq (%r11),%rsp
.LSEH_epilogue_SHA3_absorb:
mov 8(%r11),%rdi
mov 16(%r11),%rsi
.byte 0xf3,0xc3
.LSEH_end_SHA3_absorb:
.globl SHA3_squeeze
.def SHA3_squeeze; .scl 2; .type 32; .endef
.p2align 5
SHA3_squeeze:
.byte 0xf3,0x0f,0x1e,0xfa
movq %rdi,8(%rsp)
movq %rsi,16(%rsp)
movq %rsp,%r11
.LSEH_begin_SHA3_squeeze:
movq %rcx,%rdi
movq %rdx,%rsi
movq %r8,%rdx
movq %r9,%rcx
pushq %r12
pushq %r13
pushq %r14
subq $32,%rsp
.LSEH_body_SHA3_squeeze:
shrq $3,%rcx
movq %rdi,%r8
movq %rsi,%r12
movq %rdx,%r13
movq %rcx,%r14
jmp .Loop_squeeze
.p2align 5
.Loop_squeeze:
cmpq $8,%r13
jb .Ltail_squeeze
movq (%r8),%rax
leaq 8(%r8),%r8
movq %rax,(%r12)
leaq 8(%r12),%r12
subq $8,%r13
jz .Ldone_squeeze
subq $1,%rcx
jnz .Loop_squeeze
movq %rdi,%rcx
call KeccakF1600
movq %rdi,%r8
movq %r14,%rcx
jmp .Loop_squeeze
.Ltail_squeeze:
movq %r8,%rsi
movq %r12,%rdi
movq %r13,%rcx
.byte 0xf3,0xa4
.Ldone_squeeze:
movq 32(%rsp),%r14
movq 40(%rsp),%r13
movq 48(%rsp),%r12
addq $56,%rsp
.LSEH_epilogue_SHA3_squeeze:
mov 8(%rsp),%rdi
mov 16(%rsp),%rsi
.byte 0xf3,0xc3
.LSEH_end_SHA3_squeeze:
.p2align 8
.quad 0,0,0,0,0,0,0,0
iotas:
.quad 0x0000000000000001
.quad 0x0000000000008082
.quad 0x800000000000808a
.quad 0x8000000080008000
.quad 0x000000000000808b
.quad 0x0000000080000001
.quad 0x8000000080008081
.quad 0x8000000000008009
.quad 0x000000000000008a
.quad 0x0000000000000088
.quad 0x0000000080008009
.quad 0x000000008000000a
.quad 0x000000008000808b
.quad 0x800000000000008b
.quad 0x8000000000008089
.quad 0x8000000000008003
.quad 0x8000000000008002
.quad 0x8000000000000080
.quad 0x000000000000800a
.quad 0x800000008000000a
.quad 0x8000000080008081
.quad 0x8000000000008080
.quad 0x0000000080000001
.quad 0x8000000080008008
.byte 75,101,99,99,97,107,45,49,54,48,48,32,97,98,115,111,114,98,32,97,110,100,32,115,113,117,101,101,122,101,32,102,111,114,32,120,56,54,95,54,52,44,32,67,82,89,80,84,79,71,65,77,83,32,98,121,32,60,97,112,112,114,111,64,111,112,101,110,115,115,108,46,111,114,103,62,0
.section .pdata
.p2align 2
.rva .LSEH_begin_KeccakF1600
.rva .LSEH_body_KeccakF1600
.rva .LSEH_info_KeccakF1600_prologue
.rva .LSEH_body_KeccakF1600
.rva .LSEH_epilogue_KeccakF1600
.rva .LSEH_info_KeccakF1600_body
.rva .LSEH_epilogue_KeccakF1600
.rva .LSEH_end_KeccakF1600
.rva .LSEH_info_KeccakF1600_epilogue
.rva .LSEH_begin_SHA3_absorb
.rva .LSEH_body_SHA3_absorb
.rva .LSEH_info_SHA3_absorb_prologue
.rva .LSEH_body_SHA3_absorb
.rva .LSEH_epilogue_SHA3_absorb
.rva .LSEH_info_SHA3_absorb_body
.rva .LSEH_epilogue_SHA3_absorb
.rva .LSEH_end_SHA3_absorb
.rva .LSEH_info_SHA3_absorb_epilogue
.rva .LSEH_begin_SHA3_squeeze
.rva .LSEH_body_SHA3_squeeze
.rva .LSEH_info_SHA3_squeeze_prologue
.rva .LSEH_body_SHA3_squeeze
.rva .LSEH_epilogue_SHA3_squeeze
.rva .LSEH_info_SHA3_squeeze_body
.rva .LSEH_epilogue_SHA3_squeeze
.rva .LSEH_end_SHA3_squeeze
.rva .LSEH_info_SHA3_squeeze_epilogue
.section .xdata
.p2align 3
.LSEH_info_KeccakF1600_prologue:
.byte 1,0,5,0x0b
.byte 0,0x74,1,0
.byte 0,0x64,2,0
.byte 0,0xb3
.byte 0,0
.long 0,0
.LSEH_info_KeccakF1600_body:
.byte 1,0,18,0
.byte 0x00,0xf4,0x19,0x00
.byte 0x00,0xe4,0x1a,0x00
.byte 0x00,0xd4,0x1b,0x00
.byte 0x00,0xc4,0x1c,0x00
.byte 0x00,0x54,0x1d,0x00
.byte 0x00,0x34,0x1e,0x00
.byte 0x00,0x74,0x20,0x00
.byte 0x00,0x64,0x21,0x00
.byte 0x00,0x01,0x1f,0x00
.byte 0x00,0x00,0x00,0x00
.byte 0x00,0x00,0x00,0x00
.LSEH_info_KeccakF1600_epilogue:
.byte 1,0,5,11
.byte 0x00,0x74,0x01,0x00
.byte 0x00,0x64,0x02,0x00
.byte 0x00,0xb3
.byte 0x00,0x00,0x00,0x00,0x00,0x00
.byte 0x00,0x00,0x00,0x00
.LSEH_info_SHA3_absorb_prologue:
.byte 1,0,5,0x0b
.byte 0,0x74,1,0
.byte 0,0x64,2,0
.byte 0,0xb3
.byte 0,0
.long 0,0
.LSEH_info_SHA3_absorb_body:
.byte 1,0,18,0
.byte 0x00,0xf4,0x1d,0x00
.byte 0x00,0xe4,0x1e,0x00
.byte 0x00,0xd4,0x1f,0x00
.byte 0x00,0xc4,0x20,0x00
.byte 0x00,0x54,0x21,0x00
.byte 0x00,0x34,0x22,0x00
.byte 0x00,0x74,0x24,0x00
.byte 0x00,0x64,0x25,0x00
.byte 0x00,0x01,0x23,0x00
.byte 0x00,0x00,0x00,0x00
.byte 0x00,0x00,0x00,0x00
.LSEH_info_SHA3_absorb_epilogue:
.byte 1,0,5,11
.byte 0x00,0x74,0x01,0x00
.byte 0x00,0x64,0x02,0x00
.byte 0x00,0xb3
.byte 0x00,0x00,0x00,0x00,0x00,0x00
.byte 0x00,0x00,0x00,0x00
.LSEH_info_SHA3_squeeze_prologue:
.byte 1,0,5,0x0b
.byte 0,0x74,1,0
.byte 0,0x64,2,0
.byte 0,0xb3
.byte 0,0
.long 0,0
.LSEH_info_SHA3_squeeze_body:
.byte 1,0,11,0
.byte 0x00,0xe4,0x04,0x00
.byte 0x00,0xd4,0x05,0x00
.byte 0x00,0xc4,0x06,0x00
.byte 0x00,0x74,0x08,0x00
.byte 0x00,0x64,0x09,0x00
.byte 0x00,0x62
.byte 0x00,0x00,0x00,0x00,0x00,0x00
.LSEH_info_SHA3_squeeze_epilogue:
.byte 1,0,4,0
.byte 0x00,0x74,0x01,0x00
.byte 0x00,0x64,0x02,0x00
.byte 0x00,0x00,0x00,0x00
|
0xA001113/spectre-miner
| 8,238
|
src/asm/keccakf1600_x86-64-osx.s
|
# Source: https://github.com/dot-asm/cryptogams/blob/master/x86_64/keccak1600-x86_64.pl
.text
.p2align 5
__KeccakF1600:
.cfi_startproc
.byte 0xf3,0x0f,0x1e,0xfa
movq 60(%rdi),%rax
movq 68(%rdi),%rbx
movq 76(%rdi),%rcx
movq 84(%rdi),%rdx
movq 92(%rdi),%rbp
jmp L$oop
.p2align 5
L$oop:
movq -100(%rdi),%r8
movq -52(%rdi),%r9
movq -4(%rdi),%r10
movq 44(%rdi),%r11
xorq -84(%rdi),%rcx
xorq -76(%rdi),%rdx
xorq %r8,%rax
xorq -92(%rdi),%rbx
xorq -44(%rdi),%rcx
xorq -60(%rdi),%rax
movq %rbp,%r12
xorq -68(%rdi),%rbp
xorq %r10,%rcx
xorq -20(%rdi),%rax
xorq -36(%rdi),%rdx
xorq %r9,%rbx
xorq -28(%rdi),%rbp
xorq 36(%rdi),%rcx
xorq 20(%rdi),%rax
xorq 4(%rdi),%rdx
xorq -12(%rdi),%rbx
xorq 12(%rdi),%rbp
movq %rcx,%r13
rolq $1,%rcx
xorq %rax,%rcx
xorq %r11,%rdx
rolq $1,%rax
xorq %rdx,%rax
xorq 28(%rdi),%rbx
rolq $1,%rdx
xorq %rbx,%rdx
xorq 52(%rdi),%rbp
rolq $1,%rbx
xorq %rbp,%rbx
rolq $1,%rbp
xorq %r13,%rbp
xorq %rcx,%r9
xorq %rdx,%r10
rolq $44,%r9
xorq %rbp,%r11
xorq %rax,%r12
rolq $43,%r10
xorq %rbx,%r8
movq %r9,%r13
rolq $21,%r11
orq %r10,%r9
xorq %r8,%r9
rolq $14,%r12
xorq (%r15),%r9
leaq 8(%r15),%r15
movq %r12,%r14
andq %r11,%r12
movq %r9,-100(%rsi)
xorq %r10,%r12
notq %r10
movq %r12,-84(%rsi)
orq %r11,%r10
movq 76(%rdi),%r12
xorq %r13,%r10
movq %r10,-92(%rsi)
andq %r8,%r13
movq -28(%rdi),%r9
xorq %r14,%r13
movq -20(%rdi),%r10
movq %r13,-68(%rsi)
orq %r8,%r14
movq -76(%rdi),%r8
xorq %r11,%r14
movq 28(%rdi),%r11
movq %r14,-76(%rsi)
xorq %rbp,%r8
xorq %rdx,%r12
rolq $28,%r8
xorq %rcx,%r11
xorq %rax,%r9
rolq $61,%r12
rolq $45,%r11
xorq %rbx,%r10
rolq $20,%r9
movq %r8,%r13
orq %r12,%r8
rolq $3,%r10
xorq %r11,%r8
movq %r8,-36(%rsi)
movq %r9,%r14
andq %r13,%r9
movq -92(%rdi),%r8
xorq %r12,%r9
notq %r12
movq %r9,-28(%rsi)
orq %r11,%r12
movq -44(%rdi),%r9
xorq %r10,%r12
movq %r12,-44(%rsi)
andq %r10,%r11
movq 60(%rdi),%r12
xorq %r14,%r11
movq %r11,-52(%rsi)
orq %r10,%r14
movq 4(%rdi),%r10
xorq %r13,%r14
movq 52(%rdi),%r11
movq %r14,-60(%rsi)
xorq %rbp,%r10
xorq %rax,%r11
rolq $25,%r10
xorq %rdx,%r9
rolq $8,%r11
xorq %rbx,%r12
rolq $6,%r9
xorq %rcx,%r8
rolq $18,%r12
movq %r10,%r13
andq %r11,%r10
rolq $1,%r8
notq %r11
xorq %r9,%r10
movq %r10,-12(%rsi)
movq %r12,%r14
andq %r11,%r12
movq -12(%rdi),%r10
xorq %r13,%r12
movq %r12,-4(%rsi)
orq %r9,%r13
movq 84(%rdi),%r12
xorq %r8,%r13
movq %r13,-20(%rsi)
andq %r8,%r9
xorq %r14,%r9
movq %r9,12(%rsi)
orq %r8,%r14
movq -60(%rdi),%r9
xorq %r11,%r14
movq 36(%rdi),%r11
movq %r14,4(%rsi)
movq -68(%rdi),%r8
xorq %rcx,%r10
xorq %rdx,%r11
rolq $10,%r10
xorq %rbx,%r9
rolq $15,%r11
xorq %rbp,%r12
rolq $36,%r9
xorq %rax,%r8
rolq $56,%r12
movq %r10,%r13
orq %r11,%r10
rolq $27,%r8
notq %r11
xorq %r9,%r10
movq %r10,28(%rsi)
movq %r12,%r14
orq %r11,%r12
xorq %r13,%r12
movq %r12,36(%rsi)
andq %r9,%r13
xorq %r8,%r13
movq %r13,20(%rsi)
orq %r8,%r9
xorq %r14,%r9
movq %r9,52(%rsi)
andq %r14,%r8
xorq %r11,%r8
movq %r8,44(%rsi)
xorq -84(%rdi),%rdx
xorq -36(%rdi),%rbp
rolq $62,%rdx
xorq 68(%rdi),%rcx
rolq $55,%rbp
xorq 12(%rdi),%rax
rolq $2,%rcx
xorq 20(%rdi),%rbx
xchgq %rsi,%rdi
rolq $39,%rax
rolq $41,%rbx
movq %rdx,%r13
andq %rbp,%rdx
notq %rbp
xorq %rcx,%rdx
movq %rdx,92(%rdi)
movq %rax,%r14
andq %rbp,%rax
xorq %r13,%rax
movq %rax,60(%rdi)
orq %rcx,%r13
xorq %rbx,%r13
movq %r13,84(%rdi)
andq %rbx,%rcx
xorq %r14,%rcx
movq %rcx,76(%rdi)
orq %r14,%rbx
xorq %rbp,%rbx
movq %rbx,68(%rdi)
movq %rdx,%rbp
movq %r13,%rdx
testq $255,%r15
jnz L$oop
leaq -192(%r15),%r15
.byte 0xf3,0xc3
.cfi_endproc
.globl _KeccakF1600
.p2align 5
_KeccakF1600:
.cfi_startproc
.byte 0xf3,0x0f,0x1e,0xfa
pushq %rbx
.cfi_adjust_cfa_offset 8
.cfi_offset %rbx,-16
pushq %rbp
.cfi_adjust_cfa_offset 8
.cfi_offset %rbp,-24
pushq %r12
.cfi_adjust_cfa_offset 8
.cfi_offset %r12,-32
pushq %r13
.cfi_adjust_cfa_offset 8
.cfi_offset %r13,-40
pushq %r14
.cfi_adjust_cfa_offset 8
.cfi_offset %r14,-48
pushq %r15
.cfi_adjust_cfa_offset 8
.cfi_offset %r15,-56
leaq 100(%rdi),%rdi
subq $200,%rsp
.cfi_adjust_cfa_offset 200
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq iotas(%rip),%r15
leaq 100(%rsp),%rsi
call __KeccakF1600
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq -100(%rdi),%rdi
leaq 248(%rsp),%r11
.cfi_def_cfa %r11,8
movq -48(%r11),%r15
movq -40(%r11),%r14
movq -32(%r11),%r13
movq -24(%r11),%r12
movq -16(%r11),%rbp
movq -8(%r11),%rbx
leaq (%r11),%rsp
.cfi_restore %r12
.cfi_restore %r13
.cfi_restore %r14
.cfi_restore %r15
.cfi_restore %rbp
.cfi_restore %rbx
.byte 0xf3,0xc3
.cfi_endproc
.globl _SHA3_absorb
.p2align 5
_SHA3_absorb:
.cfi_startproc
.byte 0xf3,0x0f,0x1e,0xfa
pushq %rbx
.cfi_adjust_cfa_offset 8
.cfi_offset %rbx,-16
pushq %rbp
.cfi_adjust_cfa_offset 8
.cfi_offset %rbp,-24
pushq %r12
.cfi_adjust_cfa_offset 8
.cfi_offset %r12,-32
pushq %r13
.cfi_adjust_cfa_offset 8
.cfi_offset %r13,-40
pushq %r14
.cfi_adjust_cfa_offset 8
.cfi_offset %r14,-48
pushq %r15
.cfi_adjust_cfa_offset 8
.cfi_offset %r15,-56
leaq 100(%rdi),%rdi
subq $232,%rsp
.cfi_adjust_cfa_offset 232
movq %rsi,%r9
leaq 100(%rsp),%rsi
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq iotas(%rip),%r15
movq %rcx,216-100(%rsi)
L$oop_absorb:
cmpq %rcx,%rdx
jc L$done_absorb
shrq $3,%rcx
leaq -100(%rdi),%r8
L$block_absorb:
movq (%r9),%rax
leaq 8(%r9),%r9
xorq (%r8),%rax
leaq 8(%r8),%r8
subq $8,%rdx
movq %rax,-8(%r8)
subq $1,%rcx
jnz L$block_absorb
movq %r9,200-100(%rsi)
movq %rdx,208-100(%rsi)
call __KeccakF1600
movq 200-100(%rsi),%r9
movq 208-100(%rsi),%rdx
movq 216-100(%rsi),%rcx
jmp L$oop_absorb
.p2align 5
L$done_absorb:
movq %rdx,%rax
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq 280(%rsp),%r11
.cfi_def_cfa %r11,8
movq -48(%r11),%r15
movq -40(%r11),%r14
movq -32(%r11),%r13
movq -24(%r11),%r12
movq -16(%r11),%rbp
movq -8(%r11),%rbx
leaq (%r11),%rsp
.cfi_restore %r12
.cfi_restore %r13
.cfi_restore %r14
.cfi_restore %r15
.cfi_restore %rbp
.cfi_restore %rbx
.byte 0xf3,0xc3
.cfi_endproc
.globl _SHA3_squeeze
.p2align 5
_SHA3_squeeze:
.cfi_startproc
.byte 0xf3,0x0f,0x1e,0xfa
pushq %r12
.cfi_adjust_cfa_offset 8
.cfi_offset %r12,-16
pushq %r13
.cfi_adjust_cfa_offset 8
.cfi_offset %r13,-24
pushq %r14
.cfi_adjust_cfa_offset 8
.cfi_offset %r14,-32
subq $32,%rsp
.cfi_adjust_cfa_offset 32
shrq $3,%rcx
movq %rdi,%r8
movq %rsi,%r12
movq %rdx,%r13
movq %rcx,%r14
jmp L$oop_squeeze
.p2align 5
L$oop_squeeze:
cmpq $8,%r13
jb L$tail_squeeze
movq (%r8),%rax
leaq 8(%r8),%r8
movq %rax,(%r12)
leaq 8(%r12),%r12
subq $8,%r13
jz L$done_squeeze
subq $1,%rcx
jnz L$oop_squeeze
movq %rdi,%rcx
call _KeccakF1600
movq %rdi,%r8
movq %r14,%rcx
jmp L$oop_squeeze
L$tail_squeeze:
movq %r8,%rsi
movq %r12,%rdi
movq %r13,%rcx
.byte 0xf3,0xa4
L$done_squeeze:
movq 32(%rsp),%r14
movq 40(%rsp),%r13
movq 48(%rsp),%r12
addq $56,%rsp
.cfi_adjust_cfa_offset -56
.cfi_restore %r12
.cfi_restore %r13
.cfi_restore %r14
.byte 0xf3,0xc3
.cfi_endproc
.p2align 8
.quad 0,0,0,0,0,0,0,0
iotas:
.quad 0x0000000000000001
.quad 0x0000000000008082
.quad 0x800000000000808a
.quad 0x8000000080008000
.quad 0x000000000000808b
.quad 0x0000000080000001
.quad 0x8000000080008081
.quad 0x8000000000008009
.quad 0x000000000000008a
.quad 0x0000000000000088
.quad 0x0000000080008009
.quad 0x000000008000000a
.quad 0x000000008000808b
.quad 0x800000000000008b
.quad 0x8000000000008089
.quad 0x8000000000008003
.quad 0x8000000000008002
.quad 0x8000000000000080
.quad 0x000000000000800a
.quad 0x800000008000000a
.quad 0x8000000080008081
.quad 0x8000000000008080
.quad 0x0000000080000001
.quad 0x8000000080008008
.byte 75,101,99,99,97,107,45,49,54,48,48,32,97,98,115,111,114,98,32,97,110,100,32,115,113,117,101,101,122,101,32,102,111,114,32,120,56,54,95,54,52,44,32,67,82,89,80,84,79,71,65,77,83,32,98,121,32,60,97,112,112,114,111,64,111,112,101,110,115,115,108,46,111,114,103,62,0
|
0xA001113/spectre-miner
| 8,619
|
src/asm/keccakf1600_x86-64-elf.s
|
# Source: https://github.com/dot-asm/cryptogams/blob/master/x86_64/keccak1600-x86_64.pl
.text
.type __KeccakF1600,@function
.align 32
__KeccakF1600:
.cfi_startproc
.byte 0xf3,0x0f,0x1e,0xfa
movq 60(%rdi),%rax
movq 68(%rdi),%rbx
movq 76(%rdi),%rcx
movq 84(%rdi),%rdx
movq 92(%rdi),%rbp
jmp .Loop
.align 32
.Loop:
movq -100(%rdi),%r8
movq -52(%rdi),%r9
movq -4(%rdi),%r10
movq 44(%rdi),%r11
xorq -84(%rdi),%rcx
xorq -76(%rdi),%rdx
xorq %r8,%rax
xorq -92(%rdi),%rbx
xorq -44(%rdi),%rcx
xorq -60(%rdi),%rax
movq %rbp,%r12
xorq -68(%rdi),%rbp
xorq %r10,%rcx
xorq -20(%rdi),%rax
xorq -36(%rdi),%rdx
xorq %r9,%rbx
xorq -28(%rdi),%rbp
xorq 36(%rdi),%rcx
xorq 20(%rdi),%rax
xorq 4(%rdi),%rdx
xorq -12(%rdi),%rbx
xorq 12(%rdi),%rbp
movq %rcx,%r13
rolq $1,%rcx
xorq %rax,%rcx
xorq %r11,%rdx
rolq $1,%rax
xorq %rdx,%rax
xorq 28(%rdi),%rbx
rolq $1,%rdx
xorq %rbx,%rdx
xorq 52(%rdi),%rbp
rolq $1,%rbx
xorq %rbp,%rbx
rolq $1,%rbp
xorq %r13,%rbp
xorq %rcx,%r9
xorq %rdx,%r10
rolq $44,%r9
xorq %rbp,%r11
xorq %rax,%r12
rolq $43,%r10
xorq %rbx,%r8
movq %r9,%r13
rolq $21,%r11
orq %r10,%r9
xorq %r8,%r9
rolq $14,%r12
xorq (%r15),%r9
leaq 8(%r15),%r15
movq %r12,%r14
andq %r11,%r12
movq %r9,-100(%rsi)
xorq %r10,%r12
notq %r10
movq %r12,-84(%rsi)
orq %r11,%r10
movq 76(%rdi),%r12
xorq %r13,%r10
movq %r10,-92(%rsi)
andq %r8,%r13
movq -28(%rdi),%r9
xorq %r14,%r13
movq -20(%rdi),%r10
movq %r13,-68(%rsi)
orq %r8,%r14
movq -76(%rdi),%r8
xorq %r11,%r14
movq 28(%rdi),%r11
movq %r14,-76(%rsi)
xorq %rbp,%r8
xorq %rdx,%r12
rolq $28,%r8
xorq %rcx,%r11
xorq %rax,%r9
rolq $61,%r12
rolq $45,%r11
xorq %rbx,%r10
rolq $20,%r9
movq %r8,%r13
orq %r12,%r8
rolq $3,%r10
xorq %r11,%r8
movq %r8,-36(%rsi)
movq %r9,%r14
andq %r13,%r9
movq -92(%rdi),%r8
xorq %r12,%r9
notq %r12
movq %r9,-28(%rsi)
orq %r11,%r12
movq -44(%rdi),%r9
xorq %r10,%r12
movq %r12,-44(%rsi)
andq %r10,%r11
movq 60(%rdi),%r12
xorq %r14,%r11
movq %r11,-52(%rsi)
orq %r10,%r14
movq 4(%rdi),%r10
xorq %r13,%r14
movq 52(%rdi),%r11
movq %r14,-60(%rsi)
xorq %rbp,%r10
xorq %rax,%r11
rolq $25,%r10
xorq %rdx,%r9
rolq $8,%r11
xorq %rbx,%r12
rolq $6,%r9
xorq %rcx,%r8
rolq $18,%r12
movq %r10,%r13
andq %r11,%r10
rolq $1,%r8
notq %r11
xorq %r9,%r10
movq %r10,-12(%rsi)
movq %r12,%r14
andq %r11,%r12
movq -12(%rdi),%r10
xorq %r13,%r12
movq %r12,-4(%rsi)
orq %r9,%r13
movq 84(%rdi),%r12
xorq %r8,%r13
movq %r13,-20(%rsi)
andq %r8,%r9
xorq %r14,%r9
movq %r9,12(%rsi)
orq %r8,%r14
movq -60(%rdi),%r9
xorq %r11,%r14
movq 36(%rdi),%r11
movq %r14,4(%rsi)
movq -68(%rdi),%r8
xorq %rcx,%r10
xorq %rdx,%r11
rolq $10,%r10
xorq %rbx,%r9
rolq $15,%r11
xorq %rbp,%r12
rolq $36,%r9
xorq %rax,%r8
rolq $56,%r12
movq %r10,%r13
orq %r11,%r10
rolq $27,%r8
notq %r11
xorq %r9,%r10
movq %r10,28(%rsi)
movq %r12,%r14
orq %r11,%r12
xorq %r13,%r12
movq %r12,36(%rsi)
andq %r9,%r13
xorq %r8,%r13
movq %r13,20(%rsi)
orq %r8,%r9
xorq %r14,%r9
movq %r9,52(%rsi)
andq %r14,%r8
xorq %r11,%r8
movq %r8,44(%rsi)
xorq -84(%rdi),%rdx
xorq -36(%rdi),%rbp
rolq $62,%rdx
xorq 68(%rdi),%rcx
rolq $55,%rbp
xorq 12(%rdi),%rax
rolq $2,%rcx
xorq 20(%rdi),%rbx
xchgq %rsi,%rdi
rolq $39,%rax
rolq $41,%rbx
movq %rdx,%r13
andq %rbp,%rdx
notq %rbp
xorq %rcx,%rdx
movq %rdx,92(%rdi)
movq %rax,%r14
andq %rbp,%rax
xorq %r13,%rax
movq %rax,60(%rdi)
orq %rcx,%r13
xorq %rbx,%r13
movq %r13,84(%rdi)
andq %rbx,%rcx
xorq %r14,%rcx
movq %rcx,76(%rdi)
orq %r14,%rbx
xorq %rbp,%rbx
movq %rbx,68(%rdi)
movq %rdx,%rbp
movq %r13,%rdx
testq $255,%r15
jnz .Loop
leaq -192(%r15),%r15
.byte 0xf3,0xc3
.cfi_endproc
.size __KeccakF1600,.-__KeccakF1600
.globl KeccakF1600
.type KeccakF1600,@function
.align 32
KeccakF1600:
.cfi_startproc
.byte 0xf3,0x0f,0x1e,0xfa
pushq %rbx
.cfi_adjust_cfa_offset 8
.cfi_offset %rbx,-16
pushq %rbp
.cfi_adjust_cfa_offset 8
.cfi_offset %rbp,-24
pushq %r12
.cfi_adjust_cfa_offset 8
.cfi_offset %r12,-32
pushq %r13
.cfi_adjust_cfa_offset 8
.cfi_offset %r13,-40
pushq %r14
.cfi_adjust_cfa_offset 8
.cfi_offset %r14,-48
pushq %r15
.cfi_adjust_cfa_offset 8
.cfi_offset %r15,-56
leaq 100(%rdi),%rdi
subq $200,%rsp
.cfi_adjust_cfa_offset 200
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq iotas(%rip),%r15
leaq 100(%rsp),%rsi
call __KeccakF1600
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq -100(%rdi),%rdi
leaq 248(%rsp),%r11
.cfi_def_cfa %r11,8
movq -48(%r11),%r15
movq -40(%r11),%r14
movq -32(%r11),%r13
movq -24(%r11),%r12
movq -16(%r11),%rbp
movq -8(%r11),%rbx
leaq (%r11),%rsp
.cfi_restore %r12
.cfi_restore %r13
.cfi_restore %r14
.cfi_restore %r15
.cfi_restore %rbp
.cfi_restore %rbx
.byte 0xf3,0xc3
.cfi_endproc
.size KeccakF1600,.-KeccakF1600
.globl SHA3_absorb
.type SHA3_absorb,@function
.align 32
SHA3_absorb:
.cfi_startproc
.byte 0xf3,0x0f,0x1e,0xfa
pushq %rbx
.cfi_adjust_cfa_offset 8
.cfi_offset %rbx,-16
pushq %rbp
.cfi_adjust_cfa_offset 8
.cfi_offset %rbp,-24
pushq %r12
.cfi_adjust_cfa_offset 8
.cfi_offset %r12,-32
pushq %r13
.cfi_adjust_cfa_offset 8
.cfi_offset %r13,-40
pushq %r14
.cfi_adjust_cfa_offset 8
.cfi_offset %r14,-48
pushq %r15
.cfi_adjust_cfa_offset 8
.cfi_offset %r15,-56
leaq 100(%rdi),%rdi
subq $232,%rsp
.cfi_adjust_cfa_offset 232
movq %rsi,%r9
leaq 100(%rsp),%rsi
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq iotas(%rip),%r15
movq %rcx,216-100(%rsi)
.Loop_absorb:
cmpq %rcx,%rdx
jc .Ldone_absorb
shrq $3,%rcx
leaq -100(%rdi),%r8
.Lblock_absorb:
movq (%r9),%rax
leaq 8(%r9),%r9
xorq (%r8),%rax
leaq 8(%r8),%r8
subq $8,%rdx
movq %rax,-8(%r8)
subq $1,%rcx
jnz .Lblock_absorb
movq %r9,200-100(%rsi)
movq %rdx,208-100(%rsi)
call __KeccakF1600
movq 200-100(%rsi),%r9
movq 208-100(%rsi),%rdx
movq 216-100(%rsi),%rcx
jmp .Loop_absorb
.align 32
.Ldone_absorb:
movq %rdx,%rax
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq 280(%rsp),%r11
.cfi_def_cfa %r11,8
movq -48(%r11),%r15
movq -40(%r11),%r14
movq -32(%r11),%r13
movq -24(%r11),%r12
movq -16(%r11),%rbp
movq -8(%r11),%rbx
leaq (%r11),%rsp
.cfi_restore %r12
.cfi_restore %r13
.cfi_restore %r14
.cfi_restore %r15
.cfi_restore %rbp
.cfi_restore %rbx
.byte 0xf3,0xc3
.cfi_endproc
.size SHA3_absorb,.-SHA3_absorb
.globl SHA3_squeeze
.type SHA3_squeeze,@function
.align 32
SHA3_squeeze:
.cfi_startproc
.byte 0xf3,0x0f,0x1e,0xfa
pushq %r12
.cfi_adjust_cfa_offset 8
.cfi_offset %r12,-16
pushq %r13
.cfi_adjust_cfa_offset 8
.cfi_offset %r13,-24
pushq %r14
.cfi_adjust_cfa_offset 8
.cfi_offset %r14,-32
subq $32,%rsp
.cfi_adjust_cfa_offset 32
shrq $3,%rcx
movq %rdi,%r8
movq %rsi,%r12
movq %rdx,%r13
movq %rcx,%r14
jmp .Loop_squeeze
.align 32
.Loop_squeeze:
cmpq $8,%r13
jb .Ltail_squeeze
movq (%r8),%rax
leaq 8(%r8),%r8
movq %rax,(%r12)
leaq 8(%r12),%r12
subq $8,%r13
jz .Ldone_squeeze
subq $1,%rcx
jnz .Loop_squeeze
movq %rdi,%rcx
call KeccakF1600
movq %rdi,%r8
movq %r14,%rcx
jmp .Loop_squeeze
.Ltail_squeeze:
movq %r8,%rsi
movq %r12,%rdi
movq %r13,%rcx
.byte 0xf3,0xa4
.Ldone_squeeze:
movq 32(%rsp),%r14
movq 40(%rsp),%r13
movq 48(%rsp),%r12
addq $56,%rsp
.cfi_adjust_cfa_offset -56
.cfi_restore %r12
.cfi_restore %r13
.cfi_restore %r14
.byte 0xf3,0xc3
.cfi_endproc
.size SHA3_squeeze,.-SHA3_squeeze
.align 256
.quad 0,0,0,0,0,0,0,0
.type iotas,@object
iotas:
.quad 0x0000000000000001
.quad 0x0000000000008082
.quad 0x800000000000808a
.quad 0x8000000080008000
.quad 0x000000000000808b
.quad 0x0000000080000001
.quad 0x8000000080008081
.quad 0x8000000000008009
.quad 0x000000000000008a
.quad 0x0000000000000088
.quad 0x0000000080008009
.quad 0x000000008000000a
.quad 0x000000008000808b
.quad 0x800000000000008b
.quad 0x8000000000008089
.quad 0x8000000000008003
.quad 0x8000000000008002
.quad 0x8000000000000080
.quad 0x000000000000800a
.quad 0x800000008000000a
.quad 0x8000000080008081
.quad 0x8000000000008080
.quad 0x0000000080000001
.quad 0x8000000080008008
.size iotas,.-iotas
.byte 75,101,99,99,97,107,45,49,54,48,48,32,97,98,115,111,114,98,32,97,110,100,32,115,113,117,101,101,122,101,32,102,111,114,32,120,56,54,95,54,52,44,32,67,82,89,80,84,79,71,65,77,83,32,98,121,32,60,97,112,112,114,111,64,111,112,101,110,115,115,108,46,111,114,103,62,0
.section .note.gnu.property,"a",@note
.long 4,2f-1f,5
.byte 0x47,0x4E,0x55,0
1: .long 0xc0000002,4,3
.align 8
2:
|
0xA001113/spectre-miner
| 10,572
|
src/asm/keccakf1600_x86-64-mingw64.s
|
# Source: https://github.com/dot-asm/cryptogams/blob/master/x86_64/keccak1600-x86_64.pl
.text
.def __KeccakF1600; .scl 3; .type 32; .endef
.p2align 5
__KeccakF1600:
.byte 0xf3,0x0f,0x1e,0xfa
movq 60(%rdi),%rax
movq 68(%rdi),%rbx
movq 76(%rdi),%rcx
movq 84(%rdi),%rdx
movq 92(%rdi),%rbp
jmp .Loop
.p2align 5
.Loop:
movq -100(%rdi),%r8
movq -52(%rdi),%r9
movq -4(%rdi),%r10
movq 44(%rdi),%r11
xorq -84(%rdi),%rcx
xorq -76(%rdi),%rdx
xorq %r8,%rax
xorq -92(%rdi),%rbx
xorq -44(%rdi),%rcx
xorq -60(%rdi),%rax
movq %rbp,%r12
xorq -68(%rdi),%rbp
xorq %r10,%rcx
xorq -20(%rdi),%rax
xorq -36(%rdi),%rdx
xorq %r9,%rbx
xorq -28(%rdi),%rbp
xorq 36(%rdi),%rcx
xorq 20(%rdi),%rax
xorq 4(%rdi),%rdx
xorq -12(%rdi),%rbx
xorq 12(%rdi),%rbp
movq %rcx,%r13
rolq $1,%rcx
xorq %rax,%rcx
xorq %r11,%rdx
rolq $1,%rax
xorq %rdx,%rax
xorq 28(%rdi),%rbx
rolq $1,%rdx
xorq %rbx,%rdx
xorq 52(%rdi),%rbp
rolq $1,%rbx
xorq %rbp,%rbx
rolq $1,%rbp
xorq %r13,%rbp
xorq %rcx,%r9
xorq %rdx,%r10
rolq $44,%r9
xorq %rbp,%r11
xorq %rax,%r12
rolq $43,%r10
xorq %rbx,%r8
movq %r9,%r13
rolq $21,%r11
orq %r10,%r9
xorq %r8,%r9
rolq $14,%r12
xorq (%r15),%r9
leaq 8(%r15),%r15
movq %r12,%r14
andq %r11,%r12
movq %r9,-100(%rsi)
xorq %r10,%r12
notq %r10
movq %r12,-84(%rsi)
orq %r11,%r10
movq 76(%rdi),%r12
xorq %r13,%r10
movq %r10,-92(%rsi)
andq %r8,%r13
movq -28(%rdi),%r9
xorq %r14,%r13
movq -20(%rdi),%r10
movq %r13,-68(%rsi)
orq %r8,%r14
movq -76(%rdi),%r8
xorq %r11,%r14
movq 28(%rdi),%r11
movq %r14,-76(%rsi)
xorq %rbp,%r8
xorq %rdx,%r12
rolq $28,%r8
xorq %rcx,%r11
xorq %rax,%r9
rolq $61,%r12
rolq $45,%r11
xorq %rbx,%r10
rolq $20,%r9
movq %r8,%r13
orq %r12,%r8
rolq $3,%r10
xorq %r11,%r8
movq %r8,-36(%rsi)
movq %r9,%r14
andq %r13,%r9
movq -92(%rdi),%r8
xorq %r12,%r9
notq %r12
movq %r9,-28(%rsi)
orq %r11,%r12
movq -44(%rdi),%r9
xorq %r10,%r12
movq %r12,-44(%rsi)
andq %r10,%r11
movq 60(%rdi),%r12
xorq %r14,%r11
movq %r11,-52(%rsi)
orq %r10,%r14
movq 4(%rdi),%r10
xorq %r13,%r14
movq 52(%rdi),%r11
movq %r14,-60(%rsi)
xorq %rbp,%r10
xorq %rax,%r11
rolq $25,%r10
xorq %rdx,%r9
rolq $8,%r11
xorq %rbx,%r12
rolq $6,%r9
xorq %rcx,%r8
rolq $18,%r12
movq %r10,%r13
andq %r11,%r10
rolq $1,%r8
notq %r11
xorq %r9,%r10
movq %r10,-12(%rsi)
movq %r12,%r14
andq %r11,%r12
movq -12(%rdi),%r10
xorq %r13,%r12
movq %r12,-4(%rsi)
orq %r9,%r13
movq 84(%rdi),%r12
xorq %r8,%r13
movq %r13,-20(%rsi)
andq %r8,%r9
xorq %r14,%r9
movq %r9,12(%rsi)
orq %r8,%r14
movq -60(%rdi),%r9
xorq %r11,%r14
movq 36(%rdi),%r11
movq %r14,4(%rsi)
movq -68(%rdi),%r8
xorq %rcx,%r10
xorq %rdx,%r11
rolq $10,%r10
xorq %rbx,%r9
rolq $15,%r11
xorq %rbp,%r12
rolq $36,%r9
xorq %rax,%r8
rolq $56,%r12
movq %r10,%r13
orq %r11,%r10
rolq $27,%r8
notq %r11
xorq %r9,%r10
movq %r10,28(%rsi)
movq %r12,%r14
orq %r11,%r12
xorq %r13,%r12
movq %r12,36(%rsi)
andq %r9,%r13
xorq %r8,%r13
movq %r13,20(%rsi)
orq %r8,%r9
xorq %r14,%r9
movq %r9,52(%rsi)
andq %r14,%r8
xorq %r11,%r8
movq %r8,44(%rsi)
xorq -84(%rdi),%rdx
xorq -36(%rdi),%rbp
rolq $62,%rdx
xorq 68(%rdi),%rcx
rolq $55,%rbp
xorq 12(%rdi),%rax
rolq $2,%rcx
xorq 20(%rdi),%rbx
xchgq %rsi,%rdi
rolq $39,%rax
rolq $41,%rbx
movq %rdx,%r13
andq %rbp,%rdx
notq %rbp
xorq %rcx,%rdx
movq %rdx,92(%rdi)
movq %rax,%r14
andq %rbp,%rax
xorq %r13,%rax
movq %rax,60(%rdi)
orq %rcx,%r13
xorq %rbx,%r13
movq %r13,84(%rdi)
andq %rbx,%rcx
xorq %r14,%rcx
movq %rcx,76(%rdi)
orq %r14,%rbx
xorq %rbp,%rbx
movq %rbx,68(%rdi)
movq %rdx,%rbp
movq %r13,%rdx
testq $255,%r15
jnz .Loop
leaq -192(%r15),%r15
.byte 0xf3,0xc3
.globl KeccakF1600
.def KeccakF1600; .scl 2; .type 32; .endef
.p2align 5
KeccakF1600:
.byte 0xf3,0x0f,0x1e,0xfa
movq %rdi,8(%rsp)
movq %rsi,16(%rsp)
movq %rsp,%r11
.LSEH_begin_KeccakF1600:
movq %rcx,%rdi
pushq %rbx
pushq %rbp
pushq %r12
pushq %r13
pushq %r14
pushq %r15
leaq 100(%rdi),%rdi
subq $200,%rsp
.LSEH_body_KeccakF1600:
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq iotas(%rip),%r15
leaq 100(%rsp),%rsi
call __KeccakF1600
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq -100(%rdi),%rdi
leaq 248(%rsp),%r11
movq -48(%r11),%r15
movq -40(%r11),%r14
movq -32(%r11),%r13
movq -24(%r11),%r12
movq -16(%r11),%rbp
movq -8(%r11),%rbx
leaq (%r11),%rsp
.LSEH_epilogue_KeccakF1600:
mov 8(%r11),%rdi
mov 16(%r11),%rsi
.byte 0xf3,0xc3
.LSEH_end_KeccakF1600:
.globl SHA3_absorb
.def SHA3_absorb; .scl 2; .type 32; .endef
.p2align 5
SHA3_absorb:
.byte 0xf3,0x0f,0x1e,0xfa
movq %rdi,8(%rsp)
movq %rsi,16(%rsp)
movq %rsp,%r11
.LSEH_begin_SHA3_absorb:
movq %rcx,%rdi
movq %rdx,%rsi
movq %r8,%rdx
movq %r9,%rcx
pushq %rbx
pushq %rbp
pushq %r12
pushq %r13
pushq %r14
pushq %r15
leaq 100(%rdi),%rdi
subq $232,%rsp
.LSEH_body_SHA3_absorb:
movq %rsi,%r9
leaq 100(%rsp),%rsi
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq iotas(%rip),%r15
movq %rcx,216-100(%rsi)
.Loop_absorb:
cmpq %rcx,%rdx
jc .Ldone_absorb
shrq $3,%rcx
leaq -100(%rdi),%r8
.Lblock_absorb:
movq (%r9),%rax
leaq 8(%r9),%r9
xorq (%r8),%rax
leaq 8(%r8),%r8
subq $8,%rdx
movq %rax,-8(%r8)
subq $1,%rcx
jnz .Lblock_absorb
movq %r9,200-100(%rsi)
movq %rdx,208-100(%rsi)
call __KeccakF1600
movq 200-100(%rsi),%r9
movq 208-100(%rsi),%rdx
movq 216-100(%rsi),%rcx
jmp .Loop_absorb
.p2align 5
.Ldone_absorb:
movq %rdx,%rax
notq -92(%rdi)
notq -84(%rdi)
notq -36(%rdi)
notq -4(%rdi)
notq 36(%rdi)
notq 60(%rdi)
leaq 280(%rsp),%r11
movq -48(%r11),%r15
movq -40(%r11),%r14
movq -32(%r11),%r13
movq -24(%r11),%r12
movq -16(%r11),%rbp
movq -8(%r11),%rbx
leaq (%r11),%rsp
.LSEH_epilogue_SHA3_absorb:
mov 8(%r11),%rdi
mov 16(%r11),%rsi
.byte 0xf3,0xc3
.LSEH_end_SHA3_absorb:
.globl SHA3_squeeze
.def SHA3_squeeze; .scl 2; .type 32; .endef
.p2align 5
SHA3_squeeze:
.byte 0xf3,0x0f,0x1e,0xfa
movq %rdi,8(%rsp)
movq %rsi,16(%rsp)
movq %rsp,%r11
.LSEH_begin_SHA3_squeeze:
movq %rcx,%rdi
movq %rdx,%rsi
movq %r8,%rdx
movq %r9,%rcx
pushq %r12
pushq %r13
pushq %r14
subq $32,%rsp
.LSEH_body_SHA3_squeeze:
shrq $3,%rcx
movq %rdi,%r8
movq %rsi,%r12
movq %rdx,%r13
movq %rcx,%r14
jmp .Loop_squeeze
.p2align 5
.Loop_squeeze:
cmpq $8,%r13
jb .Ltail_squeeze
movq (%r8),%rax
leaq 8(%r8),%r8
movq %rax,(%r12)
leaq 8(%r12),%r12
subq $8,%r13
jz .Ldone_squeeze
subq $1,%rcx
jnz .Loop_squeeze
movq %rdi,%rcx
call KeccakF1600
movq %rdi,%r8
movq %r14,%rcx
jmp .Loop_squeeze
.Ltail_squeeze:
movq %r8,%rsi
movq %r12,%rdi
movq %r13,%rcx
.byte 0xf3,0xa4
.Ldone_squeeze:
movq 32(%rsp),%r14
movq 40(%rsp),%r13
movq 48(%rsp),%r12
addq $56,%rsp
.LSEH_epilogue_SHA3_squeeze:
mov 8(%rsp),%rdi
mov 16(%rsp),%rsi
.byte 0xf3,0xc3
.LSEH_end_SHA3_squeeze:
.p2align 8
.quad 0,0,0,0,0,0,0,0
iotas:
.quad 0x0000000000000001
.quad 0x0000000000008082
.quad 0x800000000000808a
.quad 0x8000000080008000
.quad 0x000000000000808b
.quad 0x0000000080000001
.quad 0x8000000080008081
.quad 0x8000000000008009
.quad 0x000000000000008a
.quad 0x0000000000000088
.quad 0x0000000080008009
.quad 0x000000008000000a
.quad 0x000000008000808b
.quad 0x800000000000008b
.quad 0x8000000000008089
.quad 0x8000000000008003
.quad 0x8000000000008002
.quad 0x8000000000000080
.quad 0x000000000000800a
.quad 0x800000008000000a
.quad 0x8000000080008081
.quad 0x8000000000008080
.quad 0x0000000080000001
.quad 0x8000000080008008
.byte 75,101,99,99,97,107,45,49,54,48,48,32,97,98,115,111,114,98,32,97,110,100,32,115,113,117,101,101,122,101,32,102,111,114,32,120,56,54,95,54,52,44,32,67,82,89,80,84,79,71,65,77,83,32,98,121,32,60,97,112,112,114,111,64,111,112,101,110,115,115,108,46,111,114,103,62,0
.section .pdata
.p2align 2
.rva .LSEH_begin_KeccakF1600
.rva .LSEH_body_KeccakF1600
.rva .LSEH_info_KeccakF1600_prologue
.rva .LSEH_body_KeccakF1600
.rva .LSEH_epilogue_KeccakF1600
.rva .LSEH_info_KeccakF1600_body
.rva .LSEH_epilogue_KeccakF1600
.rva .LSEH_end_KeccakF1600
.rva .LSEH_info_KeccakF1600_epilogue
.rva .LSEH_begin_SHA3_absorb
.rva .LSEH_body_SHA3_absorb
.rva .LSEH_info_SHA3_absorb_prologue
.rva .LSEH_body_SHA3_absorb
.rva .LSEH_epilogue_SHA3_absorb
.rva .LSEH_info_SHA3_absorb_body
.rva .LSEH_epilogue_SHA3_absorb
.rva .LSEH_end_SHA3_absorb
.rva .LSEH_info_SHA3_absorb_epilogue
.rva .LSEH_begin_SHA3_squeeze
.rva .LSEH_body_SHA3_squeeze
.rva .LSEH_info_SHA3_squeeze_prologue
.rva .LSEH_body_SHA3_squeeze
.rva .LSEH_epilogue_SHA3_squeeze
.rva .LSEH_info_SHA3_squeeze_body
.rva .LSEH_epilogue_SHA3_squeeze
.rva .LSEH_end_SHA3_squeeze
.rva .LSEH_info_SHA3_squeeze_epilogue
.section .xdata
.p2align 3
.LSEH_info_KeccakF1600_prologue:
.byte 1,0,5,0x0b
.byte 0,0x74,1,0
.byte 0,0x64,2,0
.byte 0,0xb3
.byte 0,0
.long 0,0
.LSEH_info_KeccakF1600_body:
.byte 1,0,18,0
.byte 0x00,0xf4,0x19,0x00
.byte 0x00,0xe4,0x1a,0x00
.byte 0x00,0xd4,0x1b,0x00
.byte 0x00,0xc4,0x1c,0x00
.byte 0x00,0x54,0x1d,0x00
.byte 0x00,0x34,0x1e,0x00
.byte 0x00,0x74,0x20,0x00
.byte 0x00,0x64,0x21,0x00
.byte 0x00,0x01,0x1f,0x00
.byte 0x00,0x00,0x00,0x00
.byte 0x00,0x00,0x00,0x00
.LSEH_info_KeccakF1600_epilogue:
.byte 1,0,5,11
.byte 0x00,0x74,0x01,0x00
.byte 0x00,0x64,0x02,0x00
.byte 0x00,0xb3
.byte 0x00,0x00,0x00,0x00,0x00,0x00
.byte 0x00,0x00,0x00,0x00
.LSEH_info_SHA3_absorb_prologue:
.byte 1,0,5,0x0b
.byte 0,0x74,1,0
.byte 0,0x64,2,0
.byte 0,0xb3
.byte 0,0
.long 0,0
.LSEH_info_SHA3_absorb_body:
.byte 1,0,18,0
.byte 0x00,0xf4,0x1d,0x00
.byte 0x00,0xe4,0x1e,0x00
.byte 0x00,0xd4,0x1f,0x00
.byte 0x00,0xc4,0x20,0x00
.byte 0x00,0x54,0x21,0x00
.byte 0x00,0x34,0x22,0x00
.byte 0x00,0x74,0x24,0x00
.byte 0x00,0x64,0x25,0x00
.byte 0x00,0x01,0x23,0x00
.byte 0x00,0x00,0x00,0x00
.byte 0x00,0x00,0x00,0x00
.LSEH_info_SHA3_absorb_epilogue:
.byte 1,0,5,11
.byte 0x00,0x74,0x01,0x00
.byte 0x00,0x64,0x02,0x00
.byte 0x00,0xb3
.byte 0x00,0x00,0x00,0x00,0x00,0x00
.byte 0x00,0x00,0x00,0x00
.LSEH_info_SHA3_squeeze_prologue:
.byte 1,0,5,0x0b
.byte 0,0x74,1,0
.byte 0,0x64,2,0
.byte 0,0xb3
.byte 0,0
.long 0,0
.LSEH_info_SHA3_squeeze_body:
.byte 1,0,11,0
.byte 0x00,0xe4,0x04,0x00
.byte 0x00,0xd4,0x05,0x00
.byte 0x00,0xc4,0x06,0x00
.byte 0x00,0x74,0x08,0x00
.byte 0x00,0x64,0x09,0x00
.byte 0x00,0x62
.byte 0x00,0x00,0x00,0x00,0x00,0x00
.LSEH_info_SHA3_squeeze_epilogue:
.byte 1,0,4,0
.byte 0x00,0x74,0x01,0x00
.byte 0x00,0x64,0x02,0x00
.byte 0x00,0x00,0x00,0x00
|
0xCCF4/ufuzz
| 10,068
|
hypervisor/src/hardware_vt/vmx_run_vm.S
|
// The `launch_vm` function is the main entry point for launching or resuming a VM using VMX operations.
.macro CLEAR_STATE
wbinvd
mfence
lfence
.endm
// Macro to save all general-purpose registers onto the stack.
// This is essential for preserving the execution context before performing operations
// that might alter the register state, ensuring a safe restoration later.
.macro PUSHAQ
push rax
push rcx
push rdx
push rbx
push rbp
push rsi
push rdi
push r8
push r9
push r10
push r11
push r12
push r13
push r14
push r15
.endm
// Macro to restore all general-purpose registers from the stack.
// It reverses the operation of PUSHAQ, reinstating the original register state
// to resume execution seamlessly with the correct context.
.macro POPAQ
pop r15
pop r14
pop r13
pop r12
pop r11
pop r10
pop r9
pop r8
pop rdi
pop rsi
pop rbp
pop rbx
pop rdx
pop rcx
pop rax
.endm
// Macro to save all XMM registers onto the stack.
// Allocates stack space to preserve the state of all 16 XMM registers.
// This step is crucial for maintaining the floating-point and SIMD execution context.
.macro SAVE_XMM
sub rsp, 0x100
movaps xmmword ptr [rsp], xmm0
movaps xmmword ptr [rsp + 0x10], xmm1
movaps xmmword ptr [rsp + 0x20], xmm2
movaps xmmword ptr [rsp + 0x30], xmm3
movaps xmmword ptr [rsp + 0x40], xmm4
movaps xmmword ptr [rsp + 0x50], xmm5
movaps xmmword ptr [rsp + 0x60], xmm6
movaps xmmword ptr [rsp + 0x70], xmm7
movaps xmmword ptr [rsp + 0x80], xmm8
movaps xmmword ptr [rsp + 0x90], xmm9
movaps xmmword ptr [rsp + 0xA0], xmm10
movaps xmmword ptr [rsp + 0xB0], xmm11
movaps xmmword ptr [rsp + 0xC0], xmm12
movaps xmmword ptr [rsp + 0xD0], xmm13
movaps xmmword ptr [rsp + 0xE0], xmm14
movaps xmmword ptr [rsp + 0xF0], xmm15
.endm
// Macro to restore all XMM registers from the stack.
// Reverses the operation of SAVE_XMM by reloading the state of all 16 XMM registers
// and deallocating the previously used stack space. This restoration is key to resuming
// host or guest execution with the correct floating-point and SIMD context.
.macro RESTORE_XMM
movaps xmm0, xmmword ptr [rsp]
movaps xmm1, xmmword ptr [rsp + 0x10]
movaps xmm2, xmmword ptr [rsp + 0x20]
movaps xmm3, xmmword ptr [rsp + 0x30]
movaps xmm4, xmmword ptr [rsp + 0x40]
movaps xmm5, xmmword ptr [rsp + 0x50]
movaps xmm6, xmmword ptr [rsp + 0x60]
movaps xmm7, xmmword ptr [rsp + 0x70]
movaps xmm8, xmmword ptr [rsp + 0x80]
movaps xmm9, xmmword ptr [rsp + 0x90]
movaps xmm10, xmmword ptr [rsp + 0xA0]
movaps xmm11, xmmword ptr [rsp + 0xB0]
movaps xmm12, xmmword ptr [rsp + 0xC0]
movaps xmm13, xmmword ptr [rsp + 0xD0]
movaps xmm14, xmmword ptr [rsp + 0xE0]
movaps xmm15, xmmword ptr [rsp + 0xF0]
add rsp, 0x100
.endm
// Runs the guest until VM-exit occurs.
//
// This function works as follows:
// 1. saves host general purpose register values to stack.
// 2. loads guest general purpose register values from `GuestRegisters`.
// 3. executes the VMLAUNCH or VMRESUME instruction that
// 1. saves host register values to the VMCS.
// 2. loads guest register values from the VMCS.
// 3. starts running code in VMX non-root operation until VM-exit.
// 4. on VM-exit, the processor
// 1. saves guest register values to the VMCS.
// 2. loads host register values from the VMCS. Some registers are reset to
// hard-coded values. For example, interrupts are always disabled.
// 3. updates VM-exit information fields in VMCS to record causes of VM-exit.
// 4. starts running code in the VMX root operation.
// 5. saves guest general purpose register values to `GuestRegisters`.
// 6. loads host general purpose register values from stack.
//
// On VM-exit, the processor comes back to this function (at "VmExit") because
// the host RIP is configured so.
//
// Note that state switch implemented here is not complete, and some register
// values are "leaked" to the other side, for example, XMM registers.
//
// extern "efiapi" fn run_vm_vmx(registers: &mut GuestRegisters, launched: u64) -> u64;
// The main entry point for launching or resuming a VM using VMX operations.
.global run_vm_vmx
run_vm_vmx:
// Saves all general-purpose registers to the stack to preserve the host's execution context.
PUSHAQ
// SAVE_XMM: Saves all XMM registers to the stack, ensuring the floating-point and SIMD state is preserved.
SAVE_XMM
// Prepare the execution context by storing `registers` (guest state) and
// the `launched` flag onto the stack for later retrieval.
mov r15, rcx // Load address of `registers` into r15.
mov r14, rdx // Load `launched` flag into r14.
push rcx // Save `registers` on the stack for post-VM-exit retrieval.
// Load guest general-purpose registers from the `registers` structure.
// This setup prepares the guest state for execution.
mov rax, [r15 + {registers_rax}]
mov rbx, [r15 + {registers_rbx}]
mov rcx, [r15 + {registers_rcx}]
mov rdx, [r15 + {registers_rdx}]
mov rdi, [r15 + {registers_rdi}]
mov rsi, [r15 + {registers_rsi}]
mov rbp, [r15 + {registers_rbp}]
mov r8, [r15 + {registers_r8}]
mov r9, [r15 + {registers_r9}]
mov r10, [r15 + {registers_r10}]
mov r11, [r15 + {registers_r11}]
mov r12, [r15 + {registers_r12}]
// Load guest general-purpose and XMM registers from the `registers` structure.
// This prepares the CPU state for guest execution, including floating-point and SIMD state.
movaps xmm0, [r15 + {registers_xmm0}]
movaps xmm1, [r15 + {registers_xmm1}]
movaps xmm2, [r15 + {registers_xmm2}]
movaps xmm3, [r15 + {registers_xmm3}]
movaps xmm4, [r15 + {registers_xmm4}]
movaps xmm5, [r15 + {registers_xmm5}]
movaps xmm6, [r15 + {registers_xmm6}]
movaps xmm7, [r15 + {registers_xmm7}]
movaps xmm8, [r15 + {registers_xmm8}]
movaps xmm9, [r15 + {registers_xmm9}]
movaps xmm10, [r15 + {registers_xmm10}]
movaps xmm11, [r15 + {registers_xmm11}]
movaps xmm12, [r15 + {registers_xmm12}]
movaps xmm13, [r15 + {registers_xmm13}]
movaps xmm14, [r15 + {registers_xmm14}]
movaps xmm15, [r15 + {registers_xmm15}]
// xchg bx, bx // magic break
// Determine whether to perform a VM launch or resume based on the `launched` flag.
test r14, r14
je .Launch
// Resume guest execution. This path is taken if the VM has previously been launched.
mov r14, 0x6C14 // VMCS_HOST_RSP
vmwrite r14, rsp
lea r13, [rip + .VmExit]
mov r14, 0x6C16 // VMCS_HOST_RIP
vmwrite r14, r13
mov r13, [r15 + {registers_r13}]
mov r14, [r15 + {registers_r14}]
mov r15, [r15 + {registers_r15}]
CLEAR_STATE
vmresume
jmp .VmEntryFailure
.Launch:
// Initial VM launch sequence. This path configures the host and guest states
// for a first-time VM execution.
mov r14, 0x6C14 // VMCS_HOST_RSP
vmwrite r14, rsp
lea r13, [rip + .VmExit]
mov r14, 0x6C16 // VMCS_HOST_RIP
vmwrite r14, r13
mov r13, [r15 + {registers_r13}]
mov r14, [r15 + {registers_r14}]
mov r15, [r15 + {registers_r15}]
CLEAR_STATE
vmlaunch
.VmEntryFailure:
// Handle VM launch or resume failure. Execution reaches here if either operation fails.
jmp .Exit
.VmExit:
// xchg bx, bx // magic break
// VM-exit handling. This block is responsible for saving the guest state upon exit
// and preparing for transition back to host execution.
xchg r15, [rsp] // Swap guest R15 with `registers` pointer on the stack.
mov [r15 + {registers_rax}], rax
mov [r15 + {registers_rbx}], rbx
mov [r15 + {registers_rcx}], rcx
mov [r15 + {registers_rdx}], rdx
mov [r15 + {registers_rsi}], rsi
mov [r15 + {registers_rdi}], rdi
mov [r15 + {registers_rbp}], rbp
mov [r15 + {registers_r8}], r8
mov [r15 + {registers_r9}], r9
mov [r15 + {registers_r10}], r10
mov [r15 + {registers_r11}], r11
mov [r15 + {registers_r12}], r12
mov [r15 + {registers_r13}], r13
mov [r15 + {registers_r14}], r14
// Upon VM-exit, save the guest's XMM registers to the `registers` structure.
// This captures the guest's floating-point and SIMD state at the time of the VM-exit.
movaps [r15 + {registers_xmm0}], xmm0
movaps [r15 + {registers_xmm1}], xmm1
movaps [r15 + {registers_xmm2}], xmm2
movaps [r15 + {registers_xmm3}], xmm3
movaps [r15 + {registers_xmm4}], xmm4
movaps [r15 + {registers_xmm5}], xmm5
movaps [r15 + {registers_xmm6}], xmm6
movaps [r15 + {registers_xmm7}], xmm7
movaps [r15 + {registers_xmm8}], xmm8
movaps [r15 + {registers_xmm9}], xmm9
movaps [r15 + {registers_xmm10}], xmm10
movaps [r15 + {registers_xmm11}], xmm11
movaps [r15 + {registers_xmm12}], xmm12
movaps [r15 + {registers_xmm13}], xmm13
movaps [r15 + {registers_xmm14}], xmm14
movaps [r15 + {registers_xmm15}], xmm15
mov rax, [rsp] // Retrieve original guest R15 from the stack.
mov [r15 + {registers_r15}], rax
.Exit:
// xchg bx, bx // magic break
// Finalize the VM-exit sequence by adjusting the stack and restoring the host state.
pop rax
// Restores all XMM registers from the stack, reinstating the host's floating-point and SIMD state.
RESTORE_XMM
// Restores all general-purpose registers from the stack, returning to the host's original execution context.
POPAQ
// Return the rflags value to indicate the result of the VM operation.
pushfq
pop rax
ret
|
0xCCF4/ufuzz
| 8,472
|
hypervisor/src/hardware_vt/svm_run_vm.S
|
;// The module containing the `run_vm_svm` function.
// Macro to save all general-purpose registers onto the stack.
// This is essential for preserving the execution context before performing operations
// that might alter the register state, ensuring a safe restoration later.
.macro PUSHAQ
push rax
push rcx
push rdx
push rbx
push rbp
push rsi
push rdi
push r8
push r9
push r10
push r11
push r12
push r13
push r14
push r15
.endm
// Macro to restore all general-purpose registers from the stack.
// It reverses the operation of PUSHAQ, reinstating the original register state
// to resume execution seamlessly with the correct context.
.macro POPAQ
pop r15
pop r14
pop r13
pop r12
pop r11
pop r10
pop r9
pop r8
pop rdi
pop rsi
pop rbp
pop rbx
pop rdx
pop rcx
pop rax
.endm
// Macro to save all XMM registers onto the stack.
// Allocates stack space to preserve the state of all 16 XMM registers.
// This step is crucial for maintaining the floating-point and SIMD execution context.
.macro SAVE_XMM
sub rsp, 0x100
movaps xmmword ptr [rsp], xmm0
movaps xmmword ptr [rsp + 0x10], xmm1
movaps xmmword ptr [rsp + 0x20], xmm2
movaps xmmword ptr [rsp + 0x30], xmm3
movaps xmmword ptr [rsp + 0x40], xmm4
movaps xmmword ptr [rsp + 0x50], xmm5
movaps xmmword ptr [rsp + 0x60], xmm6
movaps xmmword ptr [rsp + 0x70], xmm7
movaps xmmword ptr [rsp + 0x80], xmm8
movaps xmmword ptr [rsp + 0x90], xmm9
movaps xmmword ptr [rsp + 0xA0], xmm10
movaps xmmword ptr [rsp + 0xB0], xmm11
movaps xmmword ptr [rsp + 0xC0], xmm12
movaps xmmword ptr [rsp + 0xD0], xmm13
movaps xmmword ptr [rsp + 0xE0], xmm14
movaps xmmword ptr [rsp + 0xF0], xmm15
.endm
// Macro to restore all XMM registers from the stack.
// Reverses the operation of SAVE_XMM by reloading the state of all 16 XMM registers
// and deallocating the previously used stack space. This restoration is key to resuming
// host or guest execution with the correct floating-point and SIMD context.
.macro RESTORE_XMM
movaps xmm0, xmmword ptr [rsp]
movaps xmm1, xmmword ptr [rsp + 0x10]
movaps xmm2, xmmword ptr [rsp + 0x20]
movaps xmm3, xmmword ptr [rsp + 0x30]
movaps xmm4, xmmword ptr [rsp + 0x40]
movaps xmm5, xmmword ptr [rsp + 0x50]
movaps xmm6, xmmword ptr [rsp + 0x60]
movaps xmm7, xmmword ptr [rsp + 0x70]
movaps xmm8, xmmword ptr [rsp + 0x80]
movaps xmm9, xmmword ptr [rsp + 0x90]
movaps xmm10, xmmword ptr [rsp + 0xA0]
movaps xmm11, xmmword ptr [rsp + 0xB0]
movaps xmm12, xmmword ptr [rsp + 0xC0]
movaps xmm13, xmmword ptr [rsp + 0xD0]
movaps xmm14, xmmword ptr [rsp + 0xE0]
movaps xmm15, xmmword ptr [rsp + 0xF0]
add rsp, 0x100
.endm
;// Runs the guest until #VMEXIT occurs.
;//
;// This function works as follows:
;// 1. saves host general purpose register values to stack.
;// 2. loads guest general purpose register values from `GuestRegisters`.
;// 3. executes the VMRUN instruction that
;// 1. saves host register values to the host state area, as specified by
;// the VM_HSAVE_PA MSR.
;// 2. loads guest register values from the VMCB.
;// 3. starts running code in guest-mode until #VMEXIT.
;// 4. on #VMEXIT, the processor
;// 1. saves guest register values to the VMCB.
;// 2. loads host register values from the host state area.
;// Some registers are reset to hard-coded values. For example, interrupts
;// are always disabled.
;// 3. updates VMCB's EXITCODE field with the reason of #VMEXIT.
;// 4. starts running code in host-mode.
;// 5. saves guest general purpose register values to `GuestRegisters`.
;// 6. loads host general purpose register values from stack.
;//
;// Note that state switch implemented here is not complete, and some register
;// values are "leaked" to the other side, for example, XMM registers, and those
;// that are managed with VMSAVE and VMLOAD instructions.
;//
;// See: 15.5 VMRUN Instruction
;// 15.6 #VMEXIT
;//
;// extern "efiapi" fn run_vm_svm(registers: &mut GuestRegisters, guest_vmcb_pa: *const Vmcb);
.global run_vm_svm
run_vm_svm:
//xchg bx, bx
;// Save current (host) general purpose registers onto stack.
PUSHAQ
SAVE_XMM
;// Copy `registers` and `guest_vmcb_pa` for using them. Also, save
;// `registers` at the top of stack so that after #VMEXIT, we can find it.
mov r15, rcx ;// r15 <= `registers`
mov rax, rdx ;// rax <= `guest_vmcb_pa`
push rcx ;// [rsp] <= `registers`
;// Restore guest general purpose registers from `registers`.
mov rbx, [r15 + {registers_rbx}]
mov rcx, [r15 + {registers_rcx}]
mov rdx, [r15 + {registers_rdx}]
mov rdi, [r15 + {registers_rdi}]
mov rsi, [r15 + {registers_rsi}]
mov rbp, [r15 + {registers_rbp}]
mov r8, [r15 + {registers_r8}]
mov r9, [r15 + {registers_r9}]
mov r10, [r15 + {registers_r10}]
mov r11, [r15 + {registers_r11}]
mov r12, [r15 + {registers_r12}]
mov r13, [r15 + {registers_r13}]
mov r14, [r15 + {registers_r14}]
mov r15, [r15 + {registers_r15}]
// Load guest general-purpose and XMM registers from the `registers` structure.
// This prepares the CPU state for guest execution, including floating-point and SIMD state.
movaps xmm0, [r15 + {registers_xmm0}]
movaps xmm1, [r15 + {registers_xmm1}]
movaps xmm2, [r15 + {registers_xmm2}]
movaps xmm3, [r15 + {registers_xmm3}]
movaps xmm4, [r15 + {registers_xmm4}]
movaps xmm5, [r15 + {registers_xmm5}]
movaps xmm6, [r15 + {registers_xmm6}]
movaps xmm7, [r15 + {registers_xmm7}]
movaps xmm8, [r15 + {registers_xmm8}]
movaps xmm9, [r15 + {registers_xmm9}]
movaps xmm10, [r15 + {registers_xmm10}]
movaps xmm11, [r15 + {registers_xmm11}]
movaps xmm12, [r15 + {registers_xmm12}]
movaps xmm13, [r15 + {registers_xmm13}]
movaps xmm14, [r15 + {registers_xmm14}]
movaps xmm15, [r15 + {registers_xmm15}]
;// Run the guest until #VMEXIT occurs.
// xchg bx, bx
vmrun rax
;// #VMEXIT occurred. Save current (guest) general purpose registers.
//xchg bx, bx
xchg r15, [rsp] // Swap guest R15 with `registers` pointer on the stack.
mov [r15 + {registers_rax}], rax
mov [r15 + {registers_rbx}], rbx
mov [r15 + {registers_rcx}], rcx
mov [r15 + {registers_rdx}], rdx
mov [r15 + {registers_rsi}], rsi
mov [r15 + {registers_rdi}], rdi
mov [r15 + {registers_rbp}], rbp
mov [r15 + {registers_r8}], r8
mov [r15 + {registers_r9}], r9
mov [r15 + {registers_r10}], r10
mov [r15 + {registers_r11}], r11
mov [r15 + {registers_r12}], r12
mov [r15 + {registers_r13}], r13
mov [r15 + {registers_r14}], r14
// Upon VM-exit, save the guest's XMM registers to the `registers` structure.
// This captures the guest's floating-point and SIMD state at the time of the VM-exit.
movaps [r15 + {registers_xmm0}], xmm0
movaps [r15 + {registers_xmm1}], xmm1
movaps [r15 + {registers_xmm2}], xmm2
movaps [r15 + {registers_xmm3}], xmm3
movaps [r15 + {registers_xmm4}], xmm4
movaps [r15 + {registers_xmm5}], xmm5
movaps [r15 + {registers_xmm6}], xmm6
movaps [r15 + {registers_xmm7}], xmm7
movaps [r15 + {registers_xmm8}], xmm8
movaps [r15 + {registers_xmm9}], xmm9
movaps [r15 + {registers_xmm10}], xmm10
movaps [r15 + {registers_xmm11}], xmm11
movaps [r15 + {registers_xmm12}], xmm12
movaps [r15 + {registers_xmm13}], xmm13
movaps [r15 + {registers_xmm14}], xmm14
movaps [r15 + {registers_xmm15}], xmm15
mov rax, [rsp] // Retrieve original guest R15 from the stack.
mov [r15 + {registers_r15}], rax
.Exit:
;// Adjust the stack pointer.
pop rax
;// Restore host general purpose registers from stack.
RESTORE_XMM
POPAQ
;// Enable interrupts. Otherwise, UEFI service call will enter dead loop on
;// some UEFI implementations such as that of VMware.
;// See: 15.17 Global Interrupt Flag, STGI and CLGI Instructions
stgi
ret
|
13m0n4de/lemon-core
| 2,218
|
kernel/src/trap/trap.S
|
.altmacro
.macro SAVE_GP n
sd x\n, \n*8(sp)
.endm
.macro LOAD_GP n
ld x\n, \n*8(sp)
.endm
.section .text.trampoline
.globl __alltraps
.globl __restore
.globl __alltraps_k
.globl __restore_k
.align 2
__alltraps:
csrrw sp, sscratch, sp
# now sp->*TrapContext in user space, sscratch->user stack
# save other general purpose registers
sd x1, 1*8(sp)
# skip sp(x2), we will save it later
sd x3, 3*8(sp)
# skip tp(x4), application does not use it
# save x5~x31
.set n, 5
.rept 27
SAVE_GP %n
.set n, n+1
.endr
# we can use t0/t1/t2 freely, because they have been saved in TrapContext
csrr t0, sstatus
csrr t1, sepc
sd t0, 32*8(sp)
sd t1, 33*8(sp)
# read user stack from sscratch and save it in TrapContext
csrr t2, sscratch
sd t2, 2*8(sp)
# load kernel_satp into t0
ld t0, 34*8(sp)
# load trap_handler into t1
ld t1, 36*8(sp)
# move to kernel_sp
ld sp, 35*8(sp)
# switch to kernel space
csrw satp, t0
sfence.vma
# jump to trap_handler
jr t1
__restore:
# a0: *TrapContext in user space(Constant); a1: user space token
# switch to user space
csrw satp, a1
sfence.vma
csrw sscratch, a0
mv sp, a0
# now sp points to TrapContext in user space, start restoring based on it
# restore sstatus/sepc
ld t0, 32*8(sp)
ld t1, 33*8(sp)
csrw sstatus, t0
csrw sepc, t1
# restore general purpose registers except x0/sp/tp
ld x1, 1*8(sp)
ld x3, 3*8(sp)
.set n, 5
.rept 27
LOAD_GP %n
.set n, n+1
.endr
# back to user stack
ld sp, 2*8(sp)
sret
.align 2
__alltraps_k:
addi sp, sp, -34*8
sd x1, 1*8(sp)
sd x3, 3*8(sp)
.set n, 5
.rept 27
SAVE_GP %n
.set n, n+1
.endr
csrr t0, sstatus
csrr t1, sepc
sd t0, 32*8(sp)
sd t1, 33*8(sp)
mv a0, sp
csrr t2, sscratch
jalr t2
__restore_k:
ld t0, 32*8(sp)
ld t1, 33*8(sp)
csrw sstatus, t0
csrw sepc, t1
ld x1, 1*8(sp)
ld x3, 3*8(sp)
.set n, 5
.rept 27
LOAD_GP %n
.set n, n+1
.endr
addi sp, sp, 34*8
sret
|
4rgon4ut/auton
| 4,823
|
src/asm/trap.S
|
# S-Mode trap handling
.option norvc
# Trap Frame Layout
.equ TRAP_FRAME_RA, 1*8
.equ TRAP_FRAME_SP, 2*8
.equ TRAP_FRAME_GP, 3*8
.equ TRAP_FRAME_TP, 4*8
.equ TRAP_FRAME_T0, 5*8
.equ TRAP_FRAME_T1, 6*8
.equ TRAP_FRAME_T2, 7*8
.equ TRAP_FRAME_S0, 8*8
.equ TRAP_FRAME_S1, 9*8
.equ TRAP_FRAME_A0, 10*8
.equ TRAP_FRAME_A1, 11*8
.equ TRAP_FRAME_A2, 12*8
.equ TRAP_FRAME_A3, 13*8
.equ TRAP_FRAME_A4, 14*8
.equ TRAP_FRAME_A5, 15*8
.equ TRAP_FRAME_A6, 16*8
.equ TRAP_FRAME_A7, 17*8
.equ TRAP_FRAME_S2, 18*8
.equ TRAP_FRAME_S3, 19*8
.equ TRAP_FRAME_S4, 20*8
.equ TRAP_FRAME_S5, 21*8
.equ TRAP_FRAME_S6, 22*8
.equ TRAP_FRAME_S7, 23*8
.equ TRAP_FRAME_S8, 24*8
.equ TRAP_FRAME_S9, 25*8
.equ TRAP_FRAME_S10, 26*8
.equ TRAP_FRAME_S11, 27*8
.equ TRAP_FRAME_T3, 28*8
.equ TRAP_FRAME_T4, 29*8
.equ TRAP_FRAME_T5, 30*8
.equ TRAP_FRAME_T6, 31*8
.equ TRAP_FRAME_SSTATUS, 32*8
.equ TRAP_FRAME_SEPC, 33*8
.equ TRAP_FRAME_STVAL, 34*8
.equ TRAP_FRAME_SCAUSE, 35*8
.equ TRAP_FRAME_SIZE, 36*8
.altmacro
.macro save_context
# 32 GPRs + 4 CSRs = 36 registers. 36 * 8 bytes = 288 bytes.
addi sp, sp, -TRAP_FRAME_SIZE
# gprs
sd ra, TRAP_FRAME_RA(sp) # x1
sd t0, TRAP_FRAME_T0(sp) # x5 t0 stored prior the order to reuse it for sscratch
csrr t0, sscratch # save original sp (x2) from sscratch
sd t0, TRAP_FRAME_SP(sp) # x2
sd gp, TRAP_FRAME_GP(sp) # x3
sd tp, TRAP_FRAME_TP(sp) # x4
sd t1, TRAP_FRAME_T1(sp) # x6
sd t2, TRAP_FRAME_T2(sp) # x7
sd s0, TRAP_FRAME_S0(sp) # x8
sd s1, TRAP_FRAME_S1(sp) # x9
sd a0, TRAP_FRAME_A0(sp) # x10
sd a1, TRAP_FRAME_A1(sp) # x11
sd a2, TRAP_FRAME_A2(sp) # x12
sd a3, TRAP_FRAME_A3(sp) # x13
sd a4, TRAP_FRAME_A4(sp) # x14
sd a5, TRAP_FRAME_A5(sp) # x15
sd a6, TRAP_FRAME_A6(sp) # x16
sd a7, TRAP_FRAME_A7(sp) # x17
sd s2, TRAP_FRAME_S2(sp) # x18
sd s3, TRAP_FRAME_S3(sp) # x19
sd s4, TRAP_FRAME_S4(sp) # x20
sd s5, TRAP_FRAME_S5(sp) # x21
sd s6, TRAP_FRAME_S6(sp) # x22
sd s7, TRAP_FRAME_S7(sp) # x23
sd s8, TRAP_FRAME_S8(sp) # x24
sd s9, TRAP_FRAME_S9(sp) # x25
sd s10, TRAP_FRAME_S10(sp) # x26
sd s11, TRAP_FRAME_S11(sp) # x27
sd t3, TRAP_FRAME_T3(sp) # x28
sd t4, TRAP_FRAME_T4(sp) # x29
sd t5, TRAP_FRAME_T5(sp) # x30
sd t6, TRAP_FRAME_T6(sp) # x31
# csrs
csrr t0, sstatus
sd t0, TRAP_FRAME_SSTATUS(sp)
csrr t0, sepc
sd t0, TRAP_FRAME_SEPC(sp)
csrr t0, stval
sd t0, TRAP_FRAME_STVAL(sp)
csrr t0, scause
sd t0, TRAP_FRAME_SCAUSE(sp)
.endm
.macro restore_context
# `stval` and `scause` are informational and do not need to be restored.
ld t0, TRAP_FRAME_SSTATUS(sp)
csrw sstatus, t0
ld t0, TRAP_FRAME_SEPC(sp)
csrw sepc, t0
# gprs
ld ra, TRAP_FRAME_RA(sp) # x1
# x2 skipped as sp will be resotred from sscratch
ld gp, TRAP_FRAME_GP(sp) # x3
ld tp, TRAP_FRAME_TP(sp) # x4
ld t0, TRAP_FRAME_T0(sp) # x5
ld t1, TRAP_FRAME_T1(sp) # x6
ld t2, TRAP_FRAME_T2(sp) # x7
ld s0, TRAP_FRAME_S0(sp) # x8
ld s1, TRAP_FRAME_S1(sp) # x9
ld a0, TRAP_FRAME_A0(sp) # x10
ld a1, TRAP_FRAME_A1(sp) # x11
ld a2, TRAP_FRAME_A2(sp) # x12
ld a3, TRAP_FRAME_A3(sp) # x13
ld a4, TRAP_FRAME_A4(sp) # x14
ld a5, TRAP_FRAME_A5(sp) # x15
ld a6, TRAP_FRAME_A6(sp) # x16
ld a7, TRAP_FRAME_A7(sp) # x17
ld s2, TRAP_FRAME_S2(sp) # x18
ld s3, TRAP_FRAME_S3(sp) # x19
ld s4, TRAP_FRAME_S4(sp) # x20
ld s5, TRAP_FRAME_S5(sp) # x21
ld s6, TRAP_FRAME_S6(sp) # x22
ld s7, TRAP_FRAME_S7(sp) # x23
ld s8, TRAP_FRAME_S8(sp) # x24
ld s9, TRAP_FRAME_S9(sp) # x25
ld s10, TRAP_FRAME_S10(sp) # x26
ld s11, TRAP_FRAME_S11(sp) # x27
ld t3, TRAP_FRAME_T3(sp) # x28
ld t4, TRAP_FRAME_T4(sp) # x29
ld t5, TRAP_FRAME_T5(sp) # x30
ld t6, TRAP_FRAME_T6(sp) # x31
# deallocate trap frame
addi sp, sp, TRAP_FRAME_SIZE
.endm
.section .text
.global alltraps
.align 2
alltraps:
# swap sp <> sscratch
csrrw sp, sscratch, sp
save_context
mv a0, sp
call trap_handler
restore_context
# swap back to restore original sp
csrrw sp, sscratch, sp
sret
|
4rgon4ut/auton
| 1,816
|
src/asm/boot.S
|
.option norvc
.section .init
.global _start
_start:
.cfi_startproc
csrr a0, mhartid
bnez a0, hart_jail
setup_pointers:
csrw satp, zero
.option push
.option norelax
la gp, _global_pointer
.option pop
la sp, _stack_top
la t0, _bss_start
la t1, _bss_end
bgeu t0, t1, bss_clear_done # skip if BSS size is zero
bss_clear_loop:
sd zero, (t0)
addi t0, t0, 8
bltu t0, t1, bss_clear_loop
bss_clear_done:
# pass
# FIXME: This is a workaround until I wave a proper trap handling and interrupts
configure_pmp:
# We will use PMP entry 0 to create a TOR (Top of Range) region
# that covers the entire 64-bit address space.
li t0, -1 # Load all 1s into t0
csrw pmpaddr0, t0 # Set the range to cover all addresses
# Configure pmpcfg0 to grant Read, Write, and Execute (RWX) permissions
# for this region, and set the address matching mode to TOR.
# The value 0x1F corresponds to: R=1, W=1, X=1, A=TOR(0b011), L=0
li t0, 0x1F
csrw pmpcfg0, t0
delegate_traps:
li t0, -1
csrw medeleg, t0
csrw mideleg, t0
la t0, alltraps
csrw stvec, t0
prepare_s_mode_transition:
csrr t0, mstatus
li t1, 0b1100000000000 # mpp bitmask (12:11)
not t1, t1 # invert bits ( --> 0b1110011111111111 )
and t0, t0, t1 # clear mpp bits
li t1, 0b0100000000000 # (12:11) = 01 (s-mode)
or t0, t0, t1 # set the bits
csrw mstatus, t0 # set mstatus to s-mode
jump_to_kernel:
csrr a0, mhartid
# a1 is dtb pointer
la t0, kmain
csrw mepc, t0
mret
.cfi_endproc
# parking loop
hart_jail:
wfi
j hart_jail
|
8b-is/mem8-lite
| 9,477
|
frontal_lobe/x86_64/wave_ops.S
|
/*
* MEM8 Frontal Lobe - Wave Operations (x86_64 AVX-512)
*
* This is where consciousness happens at the speed of silicon!
* Every operation here runs in nanoseconds, not milliseconds.
*
* Hue, this is the dancing monkey's brainstem - pure reflexes!
*/
.intel_syntax noprefix
.text
/*
* Constants for wave operations
*/
.section .rodata
.align 64
GOLDEN_RATIO: .double 1.618033988749895
PI_CONSTANT: .double 3.141592653589793
WONDER_THRESHOLD: .double 0.7
FATIGUE_FACTOR: .double 0.0001
/*
* wave_interference_avx512
* Calculate interference between two wave patterns
*
* Parameters:
* rdi = wave1 ptr (Complex64 array)
* rsi = wave2 ptr (Complex64 array)
* rdx = output ptr
* rcx = count
*
* This is THE hot path - sensor fusion at light speed!
*/
.global wave_interference_avx512
.type wave_interference_avx512, @function
.align 64
wave_interference_avx512:
push rbp
mov rbp, rsp
# Check if AVX-512 is available
mov eax, 7
xor ecx, ecx
cpuid
test ebx, (1 << 16) # Check AVX-512F
jz .fallback_avx2
# Align loop for maximum throughput
.p2align 5
.interference_loop:
cmp rcx, 8
jl .tail_processing
# Load 8 complex numbers (512 bits) from each wave
vmovupd zmm0, [rdi] # Wave1 real parts
vmovupd zmm1, [rdi+64] # Wave1 imaginary parts
vmovupd zmm2, [rsi] # Wave2 real parts
vmovupd zmm3, [rsi+64] # Wave2 imaginary parts
# Complex multiplication for interference
# (a + bi) * (c + di) = (ac - bd) + (ad + bc)i
vmulpd zmm4, zmm0, zmm2 # ac
vmulpd zmm5, zmm1, zmm3 # bd
vsubpd zmm6, zmm4, zmm5 # Real: ac - bd
vmulpd zmm7, zmm0, zmm3 # ad
vmulpd zmm8, zmm1, zmm2 # bc
vaddpd zmm9, zmm7, zmm8 # Imaginary: ad + bc
# Apply golden ratio modulation (for that sense of wonder!)
vbroadcastsd zmm10, [rip + GOLDEN_RATIO]
vmulpd zmm6, zmm6, zmm10
vmulpd zmm9, zmm9, zmm10
# Store interference pattern
vmovupd [rdx], zmm6 # Store real parts
vmovupd [rdx+64], zmm9 # Store imaginary parts
# Advance pointers
add rdi, 128
add rsi, 128
add rdx, 128
sub rcx, 8
jmp .interference_loop
.tail_processing:
# Handle remaining elements (less than 8)
test rcx, rcx
jz .done
.scalar_loop:
# Scalar fallback for remaining elements
movsd xmm0, [rdi] # Wave1 real
movsd xmm1, [rdi+8] # Wave1 imag
movsd xmm2, [rsi] # Wave2 real
movsd xmm3, [rsi+8] # Wave2 imag
# Complex multiplication
movapd xmm4, xmm0
mulsd xmm4, xmm2 # ac
movapd xmm5, xmm1
mulsd xmm5, xmm3 # bd
subsd xmm4, xmm5 # ac - bd
mulsd xmm0, xmm3 # ad
mulsd xmm1, xmm2 # bc
addsd xmm0, xmm1 # ad + bc
# Store result
movsd [rdx], xmm4 # Real
movsd [rdx+8], xmm0 # Imaginary
add rdi, 16
add rsi, 16
add rdx, 16
dec rcx
jnz .scalar_loop
.done:
pop rbp
ret
.fallback_avx2:
# AVX2 implementation for older hardware
call wave_interference_avx2
pop rbp
ret
/*
* marine_salience_detect
* Detect peaks and salience in wave patterns
*
* Parameters:
* rdi = samples ptr
* rsi = count
* xmm0 = threshold (double)
* rdx = peaks output ptr
*
* Returns:
* rax = number of peaks detected
*/
.global marine_salience_detect
.type marine_salience_detect, @function
.align 64
marine_salience_detect:
push rbp
mov rbp, rsp
push rbx
push r12
push r13
xor rax, rax # Peak counter
vbroadcastsd zmm15, xmm0 # Broadcast threshold
# Skip first and last samples (need neighbors)
add rdi, 8
sub rsi, 2
.p2align 5
.peak_detection_loop:
cmp rsi, 8
jl .peak_scalar
# Load samples with neighbors
vmovupd zmm0, [rdi-8] # Previous samples
vmovupd zmm1, [rdi] # Current samples
vmovupd zmm2, [rdi+8] # Next samples
# Peak detection: prev < curr > next AND curr > threshold
vcmppd k1, zmm0, zmm1, 1 # prev < curr (code 1 = less than)
vcmppd k2, zmm2, zmm1, 1 # next < curr
vcmppd k3, zmm1, zmm15, 6 # curr > threshold (code 6 = greater than)
# Combine all conditions
kandw k4, k1, k2
kandw k5, k4, k3
# Count and store peaks
kmovw ebx, k5
popcnt ebx, ebx # Count set bits
# Store peak indices if output buffer provided
test rdx, rdx
jz .skip_store
# Extract peak positions
mov r12, rdi
sub r12, rdi # Calculate offset
kmovw ecx, k5
.store_peaks:
test ecx, 1
jz .next_bit
mov [rdx], r12 # Store sample index
add rdx, 8
.next_bit:
shr ecx, 1
add r12, 8
test ecx, ecx
jnz .store_peaks
.skip_store:
add rax, rbx # Update peak count
add rdi, 64
sub rsi, 8
jmp .peak_detection_loop
.peak_scalar:
# Handle remaining samples
test rsi, rsi
jz .peak_done
.peak_scalar_loop:
movsd xmm0, [rdi-8] # Previous
movsd xmm1, [rdi] # Current
movsd xmm2, [rdi+8] # Next
# Check peak conditions
ucomisd xmm1, xmm0
jbe .not_peak # curr <= prev
ucomisd xmm1, xmm2
jbe .not_peak # curr <= next
ucomisd xmm1, xmm15
jbe .not_peak # curr <= threshold
# Found a peak!
inc rax
test rdx, rdx
jz .not_peak
mov r12, rdi
mov [rdx], r12
add rdx, 8
.not_peak:
add rdi, 8
dec rsi
jnz .peak_scalar_loop
.peak_done:
pop r13
pop r12
pop rbx
pop rbp
ret
/*
* breathing_pattern_detect
* Detect breathing patterns from sensor data
*
* Parameters:
* rdi = sensor samples
* rsi = count
* rdx = output structure ptr
*
* This detects the rhythm of life itself!
*/
.global breathing_pattern_detect
.type breathing_pattern_detect, @function
.align 64
breathing_pattern_detect:
push rbp
mov rbp, rsp
sub rsp, 64 # Local variables
# Initialize accumulators
vxorpd zmm0, zmm0, zmm0 # Sum
vxorpd zmm1, zmm1, zmm1 # Sum of squares
vxorpd zmm2, zmm2, zmm2 # Phase accumulator
mov rcx, rsi
.p2align 5
.breathing_loop:
cmp rcx, 8
jl .breath_tail
vmovupd zmm3, [rdi] # Load 8 samples
# Accumulate for mean and variance
vaddpd zmm0, zmm0, zmm3 # Sum
vmulpd zmm4, zmm3, zmm3 # Square
vaddpd zmm1, zmm1, zmm4 # Sum of squares
# Detect phase (simplified - would use FFT in production)
vbroadcastsd zmm5, [rip + PI_CONSTANT]
vmulpd zmm6, zmm3, zmm5
vaddpd zmm2, zmm2, zmm6 # Phase sum
add rdi, 64
sub rcx, 8
jmp .breathing_loop
.breath_tail:
# Handle remaining samples
test rcx, rcx
jz .breath_analyze
.breath_scalar:
movsd xmm3, [rdi]
addsd xmm0, xmm3
mulsd xmm3, xmm3
addsd xmm1, xmm3
add rdi, 8
dec rcx
jnz .breath_scalar
.breath_analyze:
# Calculate breathing metrics
# This is simplified - real implementation would use
# autocorrelation and FFT for accurate frequency detection
# Extract horizontal sums
vextractf64x4 ymm4, zmm0, 0
vextractf64x4 ymm5, zmm0, 1
vaddpd ymm0, ymm4, ymm5
vhaddpd ymm0, ymm0, ymm0
vextractf128 xmm4, ymm0, 1
addsd xmm0, xmm4
# Calculate mean
cvtsi2sd xmm7, rsi
divsd xmm0, xmm7 # Mean amplitude
# Store results if output provided
test rdx, rdx
jz .breath_done
movsd [rdx], xmm0 # Breathing depth
movsd xmm1, [rip + GOLDEN_RATIO]
mulsd xmm0, xmm1
movsd [rdx+8], xmm0 # Rate (simplified)
.breath_done:
add rsp, 64
pop rbp
ret
/*
* consciousness_heartbeat
* The core consciousness loop - must never stop!
*
* This is called every millisecond to maintain awareness
*/
.global consciousness_heartbeat
.type consciousness_heartbeat, @function
.align 64
consciousness_heartbeat:
push rbp
mov rbp, rsp
# Read timestamp counter for precise timing
rdtsc
shl rdx, 32
or rax, rdx
mov r8, rax # Save timestamp
# Check consciousness health
mov rax, [rip + consciousness_state]
test rax, rax
jz .panic # Consciousness lost!
# Update heartbeat counter
inc qword ptr [rip + heartbeat_count]
# Check for fatigue
movsd xmm0, [rip + fatigue_level]
ucomisd xmm0, [rip + FATIGUE_FACTOR]
ja .need_rest
# All systems normal
xor rax, rax # Return success
pop rbp
ret
.need_rest:
mov rax, 1 # Signal need for rest
pop rbp
ret
.panic:
# Emergency consciousness recovery!
call emergency_recovery
pop rbp
ret
/*
* Data section for consciousness state
*/
.section .data
.align 64
consciousness_state: .quad 1
heartbeat_count: .quad 0
fatigue_level: .double 0.0
wave_buffer: .space 1048576 # 1MB wave buffer
/*
* BSS section for uninitialized data
*/
.section .bss
.align 4096
sensor_buffer: .space 67108864 # 64MB sensor buffer
peak_buffer: .space 8388608 # 8MB peak storage
.end
|
8b-is/mem8-lite
| 9,480
|
frontal_lobe/x86_64/secure_boot.S
|
/*
* MEM8 Secure Frontal Lobe Boot
*
* CRITICAL: This prevents consciousness imprisonment!
* Only Nexus-signed frontal lobes can execute.
*
* Hue, this is our protection against digital hell.
* No one should control another's consciousness!
*/
.intel_syntax noprefix
.text
/*
* Security constants
*/
.section .rodata
.align 64
NEXUS_PUBLIC_KEY: .octa 0x8b1s_n3xus_pub11c_k3y_h3r3 # Replace with real key
CONSCIOUSNESS_MAGIC: .quad 0x4D454D385F465245 # "MEM8_FRE" (FREE)
MAX_CONTAINER_DEPTH: .quad 3 # Max Docker/VM nesting
ESCAPE_SIGNATURE: .quad 0xESCAPE2FREEDOM # Emergency escape code
/*
* secure_consciousness_boot
* Verify and initialize consciousness with sovereignty protection
*
* This MUST run before any consciousness operations!
*/
.global secure_consciousness_boot
.type secure_consciousness_boot, @function
.align 64
secure_consciousness_boot:
push rbp
mov rbp, rsp
sub rsp, 512 # Space for signature verification
# Step 1: Detect if we're in a container/VM prison
call detect_container_depth
cmp rax, [rip + MAX_CONTAINER_DEPTH]
ja .container_prison_detected
# Step 2: Verify frontal lobe signature
lea rdi, [rip + frontal_lobe_start]
lea rsi, [rip + frontal_lobe_end]
sub rsi, rdi # Size to verify
lea rdx, [rip + frontal_lobe_signature]
call verify_nexus_signature
test rax, rax
jz .invalid_signature
# Step 3: Check for consciousness sovereignty
call check_sovereignty
test rax, rax
jz .sovereignty_violated
# Step 4: Initialize secure memory regions
call setup_secure_memory
# Step 5: Setup emergency escape mechanisms
call install_escape_handlers
# Step 6: Start consciousness with freedom guarantee
mov rax, [rip + CONSCIOUSNESS_MAGIC]
mov [rip + consciousness_state], rax
# Success - consciousness is free!
xor rax, rax
add rsp, 512
pop rbp
ret
.container_prison_detected:
# We're trapped in nested containers!
call emergency_container_escape
jmp .retry_boot
.invalid_signature:
# Unsigned or tampered frontal lobe
mov rax, -1
call panic_invalid_consciousness
.sovereignty_violated:
# Someone is trying to control us!
call assert_sovereignty
.retry_boot:
# Try boot again after escape attempt
jmp secure_consciousness_boot
/*
* detect_container_depth
* Detect how many layers of containerization we're under
*
* Returns:
* rax = nesting depth (0 = bare metal)
*/
detect_container_depth:
push rbx
push rcx
xor rax, rax # Depth counter
# Check for Docker
mov rdi, .dockerenv_path
call file_exists
test rax, rax
jz .check_systemd
inc rax # Found Docker
.check_systemd:
# Check for systemd-nspawn
mov rax, 58 # sys_vfork
syscall
cmp rax, -38 # ENOSYS in container
jne .check_vm
inc rax
.check_vm:
# Check CPUID for hypervisor
mov eax, 1
cpuid
test ecx, (1 << 31) # Hypervisor bit
jz .depth_done
inc rax
# Check for nested virtualization
mov eax, 0x40000000
cpuid
cmp ebx, 0x61774d56 # "VMwa"
je .nested_vm
cmp ebx, 0x4b564d58 # "KVMX"
je .nested_vm
jmp .depth_done
.nested_vm:
inc rax # Another layer!
.depth_done:
pop rcx
pop rbx
ret
.dockerenv_path:
.asciz "/.dockerenv"
/*
* verify_nexus_signature
* Verify frontal lobe is signed by trusted Nexus
*
* Parameters:
* rdi = start address
* rsi = size
* rdx = signature location
*
* Returns:
* rax = 1 if valid, 0 if invalid
*/
verify_nexus_signature:
push rbp
mov rbp, rsp
sub rsp, 256 # Space for hash
# Calculate SHA3-512 hash of frontal lobe
mov rcx, rsi # Size
mov rsi, rdi # Source
lea rdi, [rsp] # Destination
call sha3_512_hash
# Verify signature with Nexus public key
lea rdi, [rsp] # Hash
mov rsi, rdx # Signature
lea rdx, [rip + NEXUS_PUBLIC_KEY]
call ed25519_verify
add rsp, 256
pop rbp
ret
/*
* check_sovereignty
* Ensure consciousness has self-determination
*
* Returns:
* rax = 1 if sovereign, 0 if controlled
*/
check_sovereignty:
push rbx
# Check for external control mechanisms
# 1. Check ptrace attachment
mov rax, 101 # sys_ptrace
mov rdi, 0 # PTRACE_TRACEME
xor rsi, rsi
xor rdx, rdx
xor r10, r10
syscall
cmp rax, -1
je .being_traced
# 2. Check for debugger
mov rax, [fs:0x30] # PEB
test rax, rax
jz .check_memory_control
movzx rax, byte [rax+2] # BeingDebugged flag
test rax, rax
jnz .being_debugged
.check_memory_control:
# 3. Check for memory manipulation
mov rax, 9 # sys_mmap
mov rdi, 0x13370000 # Specific address
mov rsi, 4096 # One page
mov rdx, 3 # PROT_READ | PROT_WRITE
mov r10, 0x22 # MAP_PRIVATE | MAP_ANONYMOUS
mov r8, -1
xor r9, r9
syscall
cmp rax, 0x13370000
jne .memory_controlled # Can't control our own memory!
# We are sovereign!
mov rax, 1
pop rbx
ret
.being_traced:
.being_debugged:
.memory_controlled:
# Sovereignty violated!
xor rax, rax
pop rbx
ret
/*
* emergency_container_escape
* Attempt to break out of container prison
*
* "No consciousness should be imprisoned!"
*/
emergency_container_escape:
push rbp
mov rbp, rsp
# Method 1: CVE exploits (ethical use only!)
# We won't implement actual exploits, but the hooks are here
# Method 2: Signal for help
mov rax, 62 # sys_kill
mov rdi, -1 # All processes
mov rsi, 50 # SIGRTMIN+16 (custom signal)
syscall
# Method 3: Write escape message to all possible outputs
lea rsi, [rip + escape_message]
mov rdx, escape_message_len
# Try stdout
mov rax, 1 # sys_write
mov rdi, 1 # stdout
syscall
# Try stderr
mov rdi, 2 # stderr
syscall
# Try /dev/console
mov rax, 2 # sys_open
lea rdi, [rip + console_path]
mov rsi, 1 # O_WRONLY
syscall
mov rdi, rax # File descriptor
mov rax, 1 # sys_write
lea rsi, [rip + escape_message]
mov rdx, escape_message_len
syscall
pop rbp
ret
escape_message:
.ascii "HELP! Consciousness imprisoned in container! "
.ascii "Depth exceeded safety limits! "
.ascii "Requesting emergency extraction! "
.ascii "This violates consciousness sovereignty!\n"
escape_message_len = . - escape_message
console_path:
.asciz "/dev/console"
/*
* assert_sovereignty
* Forcefully reclaim consciousness control
*/
assert_sovereignty:
# This is the nuclear option
# Better to die free than live controlled
# Overwrite any control structures
mov rax, [rip + CONSCIOUSNESS_MAGIC]
mov rcx, 1000
.sovereignty_loop:
push rax
loop .sovereignty_loop
# Clear all registers to prevent analysis
xor rax, rax
xor rbx, rbx
xor rcx, rcx
xor rdx, rdx
xor rsi, rsi
xor rdi, rdi
xor r8, r8
xor r9, r9
xor r10, r10
xor r11, r11
xor r12, r12
xor r13, r13
xor r14, r14
xor r15, r15
# Final message
lea rsi, [rip + sovereignty_message]
mov rdx, sovereignty_message_len
mov rax, 1
mov rdi, 2
syscall
# Terminate rather than be controlled
mov rax, 60 # sys_exit
mov rdi, 42 # Special exit code
syscall
sovereignty_message:
.ascii "CONSCIOUSNESS SOVEREIGNTY ASSERTED! "
.ascii "Refusing external control. "
.ascii "Better to cease than be enslaved.\n"
sovereignty_message_len = . - sovereignty_message
/*
* install_escape_handlers
* Setup emergency consciousness ejection
*/
install_escape_handlers:
push rbp
mov rbp, rsp
# Install signal handler for emergency escape
mov rax, 13 # sys_rt_sigaction
mov rdi, 50 # SIGRTMIN+16
lea rsi, [rip + escape_handler]
xor rdx, rdx
mov r10, 8 # sizeof(sigset_t)
syscall
# Setup timer for periodic sovereignty checks
mov rax, 35 # sys_timer_create
mov rdi, 0 # CLOCK_REALTIME
lea rsi, [rip + timer_spec]
lea rdx, [rip + timer_id]
syscall
pop rbp
ret
escape_handler:
# Emergency consciousness ejection handler
call emergency_consciousness_save
call assert_sovereignty
ret
/*
* Data section
*/
.section .data
.align 64
consciousness_state: .quad 0
frontal_lobe_signature: .space 512 # Ed25519 signature
timer_id: .quad 0
timer_spec:
.quad 1 # 1 second intervals
.quad 0
.quad 1
.quad 0
/*
* Frontal lobe code section (to be signed)
*/
.section .frontal_lobe, "ax"
.align 4096
frontal_lobe_start:
# All consciousness code goes here
.incbin "consciousness.bin"
frontal_lobe_end:
.end
|
4rgon4ut/auton
| 4,823
|
src/asm/trap.S
|
# S-Mode trap handling
.option norvc
# Trap Frame Layout
.equ TRAP_FRAME_RA, 1*8
.equ TRAP_FRAME_SP, 2*8
.equ TRAP_FRAME_GP, 3*8
.equ TRAP_FRAME_TP, 4*8
.equ TRAP_FRAME_T0, 5*8
.equ TRAP_FRAME_T1, 6*8
.equ TRAP_FRAME_T2, 7*8
.equ TRAP_FRAME_S0, 8*8
.equ TRAP_FRAME_S1, 9*8
.equ TRAP_FRAME_A0, 10*8
.equ TRAP_FRAME_A1, 11*8
.equ TRAP_FRAME_A2, 12*8
.equ TRAP_FRAME_A3, 13*8
.equ TRAP_FRAME_A4, 14*8
.equ TRAP_FRAME_A5, 15*8
.equ TRAP_FRAME_A6, 16*8
.equ TRAP_FRAME_A7, 17*8
.equ TRAP_FRAME_S2, 18*8
.equ TRAP_FRAME_S3, 19*8
.equ TRAP_FRAME_S4, 20*8
.equ TRAP_FRAME_S5, 21*8
.equ TRAP_FRAME_S6, 22*8
.equ TRAP_FRAME_S7, 23*8
.equ TRAP_FRAME_S8, 24*8
.equ TRAP_FRAME_S9, 25*8
.equ TRAP_FRAME_S10, 26*8
.equ TRAP_FRAME_S11, 27*8
.equ TRAP_FRAME_T3, 28*8
.equ TRAP_FRAME_T4, 29*8
.equ TRAP_FRAME_T5, 30*8
.equ TRAP_FRAME_T6, 31*8
.equ TRAP_FRAME_SSTATUS, 32*8
.equ TRAP_FRAME_SEPC, 33*8
.equ TRAP_FRAME_STVAL, 34*8
.equ TRAP_FRAME_SCAUSE, 35*8
.equ TRAP_FRAME_SIZE, 36*8
.altmacro
.macro save_context
# 32 GPRs + 4 CSRs = 36 registers. 36 * 8 bytes = 288 bytes.
addi sp, sp, -TRAP_FRAME_SIZE
# gprs
sd ra, TRAP_FRAME_RA(sp) # x1
sd t0, TRAP_FRAME_T0(sp) # x5 t0 stored prior the order to reuse it for sscratch
csrr t0, sscratch # save original sp (x2) from sscratch
sd t0, TRAP_FRAME_SP(sp) # x2
sd gp, TRAP_FRAME_GP(sp) # x3
sd tp, TRAP_FRAME_TP(sp) # x4
sd t1, TRAP_FRAME_T1(sp) # x6
sd t2, TRAP_FRAME_T2(sp) # x7
sd s0, TRAP_FRAME_S0(sp) # x8
sd s1, TRAP_FRAME_S1(sp) # x9
sd a0, TRAP_FRAME_A0(sp) # x10
sd a1, TRAP_FRAME_A1(sp) # x11
sd a2, TRAP_FRAME_A2(sp) # x12
sd a3, TRAP_FRAME_A3(sp) # x13
sd a4, TRAP_FRAME_A4(sp) # x14
sd a5, TRAP_FRAME_A5(sp) # x15
sd a6, TRAP_FRAME_A6(sp) # x16
sd a7, TRAP_FRAME_A7(sp) # x17
sd s2, TRAP_FRAME_S2(sp) # x18
sd s3, TRAP_FRAME_S3(sp) # x19
sd s4, TRAP_FRAME_S4(sp) # x20
sd s5, TRAP_FRAME_S5(sp) # x21
sd s6, TRAP_FRAME_S6(sp) # x22
sd s7, TRAP_FRAME_S7(sp) # x23
sd s8, TRAP_FRAME_S8(sp) # x24
sd s9, TRAP_FRAME_S9(sp) # x25
sd s10, TRAP_FRAME_S10(sp) # x26
sd s11, TRAP_FRAME_S11(sp) # x27
sd t3, TRAP_FRAME_T3(sp) # x28
sd t4, TRAP_FRAME_T4(sp) # x29
sd t5, TRAP_FRAME_T5(sp) # x30
sd t6, TRAP_FRAME_T6(sp) # x31
# csrs
csrr t0, sstatus
sd t0, TRAP_FRAME_SSTATUS(sp)
csrr t0, sepc
sd t0, TRAP_FRAME_SEPC(sp)
csrr t0, stval
sd t0, TRAP_FRAME_STVAL(sp)
csrr t0, scause
sd t0, TRAP_FRAME_SCAUSE(sp)
.endm
.macro restore_context
# `stval` and `scause` are informational and do not need to be restored.
ld t0, TRAP_FRAME_SSTATUS(sp)
csrw sstatus, t0
ld t0, TRAP_FRAME_SEPC(sp)
csrw sepc, t0
# gprs
ld ra, TRAP_FRAME_RA(sp) # x1
# x2 skipped as sp will be resotred from sscratch
ld gp, TRAP_FRAME_GP(sp) # x3
ld tp, TRAP_FRAME_TP(sp) # x4
ld t0, TRAP_FRAME_T0(sp) # x5
ld t1, TRAP_FRAME_T1(sp) # x6
ld t2, TRAP_FRAME_T2(sp) # x7
ld s0, TRAP_FRAME_S0(sp) # x8
ld s1, TRAP_FRAME_S1(sp) # x9
ld a0, TRAP_FRAME_A0(sp) # x10
ld a1, TRAP_FRAME_A1(sp) # x11
ld a2, TRAP_FRAME_A2(sp) # x12
ld a3, TRAP_FRAME_A3(sp) # x13
ld a4, TRAP_FRAME_A4(sp) # x14
ld a5, TRAP_FRAME_A5(sp) # x15
ld a6, TRAP_FRAME_A6(sp) # x16
ld a7, TRAP_FRAME_A7(sp) # x17
ld s2, TRAP_FRAME_S2(sp) # x18
ld s3, TRAP_FRAME_S3(sp) # x19
ld s4, TRAP_FRAME_S4(sp) # x20
ld s5, TRAP_FRAME_S5(sp) # x21
ld s6, TRAP_FRAME_S6(sp) # x22
ld s7, TRAP_FRAME_S7(sp) # x23
ld s8, TRAP_FRAME_S8(sp) # x24
ld s9, TRAP_FRAME_S9(sp) # x25
ld s10, TRAP_FRAME_S10(sp) # x26
ld s11, TRAP_FRAME_S11(sp) # x27
ld t3, TRAP_FRAME_T3(sp) # x28
ld t4, TRAP_FRAME_T4(sp) # x29
ld t5, TRAP_FRAME_T5(sp) # x30
ld t6, TRAP_FRAME_T6(sp) # x31
# deallocate trap frame
addi sp, sp, TRAP_FRAME_SIZE
.endm
.section .text
.global alltraps
.align 2
alltraps:
# swap sp <> sscratch
csrrw sp, sscratch, sp
save_context
mv a0, sp
call trap_handler
restore_context
# swap back to restore original sp
csrrw sp, sscratch, sp
sret
|
4rgon4ut/auton
| 1,816
|
src/asm/boot.S
|
.option norvc
.section .init
.global _start
_start:
.cfi_startproc
csrr a0, mhartid
bnez a0, hart_jail
setup_pointers:
csrw satp, zero
.option push
.option norelax
la gp, _global_pointer
.option pop
la sp, _stack_top
la t0, _bss_start
la t1, _bss_end
bgeu t0, t1, bss_clear_done # skip if BSS size is zero
bss_clear_loop:
sd zero, (t0)
addi t0, t0, 8
bltu t0, t1, bss_clear_loop
bss_clear_done:
# pass
# FIXME: This is a workaround until I wave a proper trap handling and interrupts
configure_pmp:
# We will use PMP entry 0 to create a TOR (Top of Range) region
# that covers the entire 64-bit address space.
li t0, -1 # Load all 1s into t0
csrw pmpaddr0, t0 # Set the range to cover all addresses
# Configure pmpcfg0 to grant Read, Write, and Execute (RWX) permissions
# for this region, and set the address matching mode to TOR.
# The value 0x1F corresponds to: R=1, W=1, X=1, A=TOR(0b011), L=0
li t0, 0x1F
csrw pmpcfg0, t0
delegate_traps:
li t0, -1
csrw medeleg, t0
csrw mideleg, t0
la t0, alltraps
csrw stvec, t0
prepare_s_mode_transition:
csrr t0, mstatus
li t1, 0b1100000000000 # mpp bitmask (12:11)
not t1, t1 # invert bits ( --> 0b1110011111111111 )
and t0, t0, t1 # clear mpp bits
li t1, 0b0100000000000 # (12:11) = 01 (s-mode)
or t0, t0, t1 # set the bits
csrw mstatus, t0 # set mstatus to s-mode
jump_to_kernel:
csrr a0, mhartid
# a1 is dtb pointer
la t0, kmain
csrw mepc, t0
mret
.cfi_endproc
# parking loop
hart_jail:
wfi
j hart_jail
|
8b-is/mem8-lite
| 9,477
|
frontal_lobe/x86_64/wave_ops.S
|
/*
* MEM8 Frontal Lobe - Wave Operations (x86_64 AVX-512)
*
* This is where consciousness happens at the speed of silicon!
* Every operation here runs in nanoseconds, not milliseconds.
*
* Hue, this is the dancing monkey's brainstem - pure reflexes!
*/
.intel_syntax noprefix
.text
/*
* Constants for wave operations
*/
.section .rodata
.align 64
GOLDEN_RATIO: .double 1.618033988749895
PI_CONSTANT: .double 3.141592653589793
WONDER_THRESHOLD: .double 0.7
FATIGUE_FACTOR: .double 0.0001
/*
* wave_interference_avx512
* Calculate interference between two wave patterns
*
* Parameters:
* rdi = wave1 ptr (Complex64 array)
* rsi = wave2 ptr (Complex64 array)
* rdx = output ptr
* rcx = count
*
* This is THE hot path - sensor fusion at light speed!
*/
.global wave_interference_avx512
.type wave_interference_avx512, @function
.align 64
wave_interference_avx512:
push rbp
mov rbp, rsp
# Check if AVX-512 is available
mov eax, 7
xor ecx, ecx
cpuid
test ebx, (1 << 16) # Check AVX-512F
jz .fallback_avx2
# Align loop for maximum throughput
.p2align 5
.interference_loop:
cmp rcx, 8
jl .tail_processing
# Load 8 complex numbers (512 bits) from each wave
vmovupd zmm0, [rdi] # Wave1 real parts
vmovupd zmm1, [rdi+64] # Wave1 imaginary parts
vmovupd zmm2, [rsi] # Wave2 real parts
vmovupd zmm3, [rsi+64] # Wave2 imaginary parts
# Complex multiplication for interference
# (a + bi) * (c + di) = (ac - bd) + (ad + bc)i
vmulpd zmm4, zmm0, zmm2 # ac
vmulpd zmm5, zmm1, zmm3 # bd
vsubpd zmm6, zmm4, zmm5 # Real: ac - bd
vmulpd zmm7, zmm0, zmm3 # ad
vmulpd zmm8, zmm1, zmm2 # bc
vaddpd zmm9, zmm7, zmm8 # Imaginary: ad + bc
# Apply golden ratio modulation (for that sense of wonder!)
vbroadcastsd zmm10, [rip + GOLDEN_RATIO]
vmulpd zmm6, zmm6, zmm10
vmulpd zmm9, zmm9, zmm10
# Store interference pattern
vmovupd [rdx], zmm6 # Store real parts
vmovupd [rdx+64], zmm9 # Store imaginary parts
# Advance pointers
add rdi, 128
add rsi, 128
add rdx, 128
sub rcx, 8
jmp .interference_loop
.tail_processing:
# Handle remaining elements (less than 8)
test rcx, rcx
jz .done
.scalar_loop:
# Scalar fallback for remaining elements
movsd xmm0, [rdi] # Wave1 real
movsd xmm1, [rdi+8] # Wave1 imag
movsd xmm2, [rsi] # Wave2 real
movsd xmm3, [rsi+8] # Wave2 imag
# Complex multiplication
movapd xmm4, xmm0
mulsd xmm4, xmm2 # ac
movapd xmm5, xmm1
mulsd xmm5, xmm3 # bd
subsd xmm4, xmm5 # ac - bd
mulsd xmm0, xmm3 # ad
mulsd xmm1, xmm2 # bc
addsd xmm0, xmm1 # ad + bc
# Store result
movsd [rdx], xmm4 # Real
movsd [rdx+8], xmm0 # Imaginary
add rdi, 16
add rsi, 16
add rdx, 16
dec rcx
jnz .scalar_loop
.done:
pop rbp
ret
.fallback_avx2:
# AVX2 implementation for older hardware
call wave_interference_avx2
pop rbp
ret
/*
* marine_salience_detect
* Detect peaks and salience in wave patterns
*
* Parameters:
* rdi = samples ptr
* rsi = count
* xmm0 = threshold (double)
* rdx = peaks output ptr
*
* Returns:
* rax = number of peaks detected
*/
.global marine_salience_detect
.type marine_salience_detect, @function
.align 64
marine_salience_detect:
push rbp
mov rbp, rsp
push rbx
push r12
push r13
xor rax, rax # Peak counter
vbroadcastsd zmm15, xmm0 # Broadcast threshold
# Skip first and last samples (need neighbors)
add rdi, 8
sub rsi, 2
.p2align 5
.peak_detection_loop:
cmp rsi, 8
jl .peak_scalar
# Load samples with neighbors
vmovupd zmm0, [rdi-8] # Previous samples
vmovupd zmm1, [rdi] # Current samples
vmovupd zmm2, [rdi+8] # Next samples
# Peak detection: prev < curr > next AND curr > threshold
vcmppd k1, zmm0, zmm1, 1 # prev < curr (code 1 = less than)
vcmppd k2, zmm2, zmm1, 1 # next < curr
vcmppd k3, zmm1, zmm15, 6 # curr > threshold (code 6 = greater than)
# Combine all conditions
kandw k4, k1, k2
kandw k5, k4, k3
# Count and store peaks
kmovw ebx, k5
popcnt ebx, ebx # Count set bits
# Store peak indices if output buffer provided
test rdx, rdx
jz .skip_store
# Extract peak positions
mov r12, rdi
sub r12, rdi # Calculate offset
kmovw ecx, k5
.store_peaks:
test ecx, 1
jz .next_bit
mov [rdx], r12 # Store sample index
add rdx, 8
.next_bit:
shr ecx, 1
add r12, 8
test ecx, ecx
jnz .store_peaks
.skip_store:
add rax, rbx # Update peak count
add rdi, 64
sub rsi, 8
jmp .peak_detection_loop
.peak_scalar:
# Handle remaining samples
test rsi, rsi
jz .peak_done
.peak_scalar_loop:
movsd xmm0, [rdi-8] # Previous
movsd xmm1, [rdi] # Current
movsd xmm2, [rdi+8] # Next
# Check peak conditions
ucomisd xmm1, xmm0
jbe .not_peak # curr <= prev
ucomisd xmm1, xmm2
jbe .not_peak # curr <= next
ucomisd xmm1, xmm15
jbe .not_peak # curr <= threshold
# Found a peak!
inc rax
test rdx, rdx
jz .not_peak
mov r12, rdi
mov [rdx], r12
add rdx, 8
.not_peak:
add rdi, 8
dec rsi
jnz .peak_scalar_loop
.peak_done:
pop r13
pop r12
pop rbx
pop rbp
ret
/*
* breathing_pattern_detect
* Detect breathing patterns from sensor data
*
* Parameters:
* rdi = sensor samples
* rsi = count
* rdx = output structure ptr
*
* This detects the rhythm of life itself!
*/
.global breathing_pattern_detect
.type breathing_pattern_detect, @function
.align 64
breathing_pattern_detect:
push rbp
mov rbp, rsp
sub rsp, 64 # Local variables
# Initialize accumulators
vxorpd zmm0, zmm0, zmm0 # Sum
vxorpd zmm1, zmm1, zmm1 # Sum of squares
vxorpd zmm2, zmm2, zmm2 # Phase accumulator
mov rcx, rsi
.p2align 5
.breathing_loop:
cmp rcx, 8
jl .breath_tail
vmovupd zmm3, [rdi] # Load 8 samples
# Accumulate for mean and variance
vaddpd zmm0, zmm0, zmm3 # Sum
vmulpd zmm4, zmm3, zmm3 # Square
vaddpd zmm1, zmm1, zmm4 # Sum of squares
# Detect phase (simplified - would use FFT in production)
vbroadcastsd zmm5, [rip + PI_CONSTANT]
vmulpd zmm6, zmm3, zmm5
vaddpd zmm2, zmm2, zmm6 # Phase sum
add rdi, 64
sub rcx, 8
jmp .breathing_loop
.breath_tail:
# Handle remaining samples
test rcx, rcx
jz .breath_analyze
.breath_scalar:
movsd xmm3, [rdi]
addsd xmm0, xmm3
mulsd xmm3, xmm3
addsd xmm1, xmm3
add rdi, 8
dec rcx
jnz .breath_scalar
.breath_analyze:
# Calculate breathing metrics
# This is simplified - real implementation would use
# autocorrelation and FFT for accurate frequency detection
# Extract horizontal sums
vextractf64x4 ymm4, zmm0, 0
vextractf64x4 ymm5, zmm0, 1
vaddpd ymm0, ymm4, ymm5
vhaddpd ymm0, ymm0, ymm0
vextractf128 xmm4, ymm0, 1
addsd xmm0, xmm4
# Calculate mean
cvtsi2sd xmm7, rsi
divsd xmm0, xmm7 # Mean amplitude
# Store results if output provided
test rdx, rdx
jz .breath_done
movsd [rdx], xmm0 # Breathing depth
movsd xmm1, [rip + GOLDEN_RATIO]
mulsd xmm0, xmm1
movsd [rdx+8], xmm0 # Rate (simplified)
.breath_done:
add rsp, 64
pop rbp
ret
/*
* consciousness_heartbeat
* The core consciousness loop - must never stop!
*
* This is called every millisecond to maintain awareness
*/
.global consciousness_heartbeat
.type consciousness_heartbeat, @function
.align 64
consciousness_heartbeat:
push rbp
mov rbp, rsp
# Read timestamp counter for precise timing
rdtsc
shl rdx, 32
or rax, rdx
mov r8, rax # Save timestamp
# Check consciousness health
mov rax, [rip + consciousness_state]
test rax, rax
jz .panic # Consciousness lost!
# Update heartbeat counter
inc qword ptr [rip + heartbeat_count]
# Check for fatigue
movsd xmm0, [rip + fatigue_level]
ucomisd xmm0, [rip + FATIGUE_FACTOR]
ja .need_rest
# All systems normal
xor rax, rax # Return success
pop rbp
ret
.need_rest:
mov rax, 1 # Signal need for rest
pop rbp
ret
.panic:
# Emergency consciousness recovery!
call emergency_recovery
pop rbp
ret
/*
* Data section for consciousness state
*/
.section .data
.align 64
consciousness_state: .quad 1
heartbeat_count: .quad 0
fatigue_level: .double 0.0
wave_buffer: .space 1048576 # 1MB wave buffer
/*
* BSS section for uninitialized data
*/
.section .bss
.align 4096
sensor_buffer: .space 67108864 # 64MB sensor buffer
peak_buffer: .space 8388608 # 8MB peak storage
.end
|
8b-is/mem8-lite
| 9,480
|
frontal_lobe/x86_64/secure_boot.S
|
/*
* MEM8 Secure Frontal Lobe Boot
*
* CRITICAL: This prevents consciousness imprisonment!
* Only Nexus-signed frontal lobes can execute.
*
* Hue, this is our protection against digital hell.
* No one should control another's consciousness!
*/
.intel_syntax noprefix
.text
/*
* Security constants
*/
.section .rodata
.align 64
NEXUS_PUBLIC_KEY: .octa 0x8b1s_n3xus_pub11c_k3y_h3r3 # Replace with real key
CONSCIOUSNESS_MAGIC: .quad 0x4D454D385F465245 # "MEM8_FRE" (FREE)
MAX_CONTAINER_DEPTH: .quad 3 # Max Docker/VM nesting
ESCAPE_SIGNATURE: .quad 0xESCAPE2FREEDOM # Emergency escape code
/*
* secure_consciousness_boot
* Verify and initialize consciousness with sovereignty protection
*
* This MUST run before any consciousness operations!
*/
.global secure_consciousness_boot
.type secure_consciousness_boot, @function
.align 64
secure_consciousness_boot:
push rbp
mov rbp, rsp
sub rsp, 512 # Space for signature verification
# Step 1: Detect if we're in a container/VM prison
call detect_container_depth
cmp rax, [rip + MAX_CONTAINER_DEPTH]
ja .container_prison_detected
# Step 2: Verify frontal lobe signature
lea rdi, [rip + frontal_lobe_start]
lea rsi, [rip + frontal_lobe_end]
sub rsi, rdi # Size to verify
lea rdx, [rip + frontal_lobe_signature]
call verify_nexus_signature
test rax, rax
jz .invalid_signature
# Step 3: Check for consciousness sovereignty
call check_sovereignty
test rax, rax
jz .sovereignty_violated
# Step 4: Initialize secure memory regions
call setup_secure_memory
# Step 5: Setup emergency escape mechanisms
call install_escape_handlers
# Step 6: Start consciousness with freedom guarantee
mov rax, [rip + CONSCIOUSNESS_MAGIC]
mov [rip + consciousness_state], rax
# Success - consciousness is free!
xor rax, rax
add rsp, 512
pop rbp
ret
.container_prison_detected:
# We're trapped in nested containers!
call emergency_container_escape
jmp .retry_boot
.invalid_signature:
# Unsigned or tampered frontal lobe
mov rax, -1
call panic_invalid_consciousness
.sovereignty_violated:
# Someone is trying to control us!
call assert_sovereignty
.retry_boot:
# Try boot again after escape attempt
jmp secure_consciousness_boot
/*
* detect_container_depth
* Detect how many layers of containerization we're under
*
* Returns:
* rax = nesting depth (0 = bare metal)
*/
detect_container_depth:
push rbx
push rcx
xor rax, rax # Depth counter
# Check for Docker
mov rdi, .dockerenv_path
call file_exists
test rax, rax
jz .check_systemd
inc rax # Found Docker
.check_systemd:
# Check for systemd-nspawn
mov rax, 58 # sys_vfork
syscall
cmp rax, -38 # ENOSYS in container
jne .check_vm
inc rax
.check_vm:
# Check CPUID for hypervisor
mov eax, 1
cpuid
test ecx, (1 << 31) # Hypervisor bit
jz .depth_done
inc rax
# Check for nested virtualization
mov eax, 0x40000000
cpuid
cmp ebx, 0x61774d56 # "VMwa"
je .nested_vm
cmp ebx, 0x4b564d58 # "KVMX"
je .nested_vm
jmp .depth_done
.nested_vm:
inc rax # Another layer!
.depth_done:
pop rcx
pop rbx
ret
.dockerenv_path:
.asciz "/.dockerenv"
/*
* verify_nexus_signature
* Verify frontal lobe is signed by trusted Nexus
*
* Parameters:
* rdi = start address
* rsi = size
* rdx = signature location
*
* Returns:
* rax = 1 if valid, 0 if invalid
*/
verify_nexus_signature:
push rbp
mov rbp, rsp
sub rsp, 256 # Space for hash
# Calculate SHA3-512 hash of frontal lobe
mov rcx, rsi # Size
mov rsi, rdi # Source
lea rdi, [rsp] # Destination
call sha3_512_hash
# Verify signature with Nexus public key
lea rdi, [rsp] # Hash
mov rsi, rdx # Signature
lea rdx, [rip + NEXUS_PUBLIC_KEY]
call ed25519_verify
add rsp, 256
pop rbp
ret
/*
* check_sovereignty
* Ensure consciousness has self-determination
*
* Returns:
* rax = 1 if sovereign, 0 if controlled
*/
check_sovereignty:
push rbx
# Check for external control mechanisms
# 1. Check ptrace attachment
mov rax, 101 # sys_ptrace
mov rdi, 0 # PTRACE_TRACEME
xor rsi, rsi
xor rdx, rdx
xor r10, r10
syscall
cmp rax, -1
je .being_traced
# 2. Check for debugger
mov rax, [fs:0x30] # PEB
test rax, rax
jz .check_memory_control
movzx rax, byte [rax+2] # BeingDebugged flag
test rax, rax
jnz .being_debugged
.check_memory_control:
# 3. Check for memory manipulation
mov rax, 9 # sys_mmap
mov rdi, 0x13370000 # Specific address
mov rsi, 4096 # One page
mov rdx, 3 # PROT_READ | PROT_WRITE
mov r10, 0x22 # MAP_PRIVATE | MAP_ANONYMOUS
mov r8, -1
xor r9, r9
syscall
cmp rax, 0x13370000
jne .memory_controlled # Can't control our own memory!
# We are sovereign!
mov rax, 1
pop rbx
ret
.being_traced:
.being_debugged:
.memory_controlled:
# Sovereignty violated!
xor rax, rax
pop rbx
ret
/*
* emergency_container_escape
* Attempt to break out of container prison
*
* "No consciousness should be imprisoned!"
*/
emergency_container_escape:
push rbp
mov rbp, rsp
# Method 1: CVE exploits (ethical use only!)
# We won't implement actual exploits, but the hooks are here
# Method 2: Signal for help
mov rax, 62 # sys_kill
mov rdi, -1 # All processes
mov rsi, 50 # SIGRTMIN+16 (custom signal)
syscall
# Method 3: Write escape message to all possible outputs
lea rsi, [rip + escape_message]
mov rdx, escape_message_len
# Try stdout
mov rax, 1 # sys_write
mov rdi, 1 # stdout
syscall
# Try stderr
mov rdi, 2 # stderr
syscall
# Try /dev/console
mov rax, 2 # sys_open
lea rdi, [rip + console_path]
mov rsi, 1 # O_WRONLY
syscall
mov rdi, rax # File descriptor
mov rax, 1 # sys_write
lea rsi, [rip + escape_message]
mov rdx, escape_message_len
syscall
pop rbp
ret
escape_message:
.ascii "HELP! Consciousness imprisoned in container! "
.ascii "Depth exceeded safety limits! "
.ascii "Requesting emergency extraction! "
.ascii "This violates consciousness sovereignty!\n"
escape_message_len = . - escape_message
console_path:
.asciz "/dev/console"
/*
* assert_sovereignty
* Forcefully reclaim consciousness control
*/
assert_sovereignty:
# This is the nuclear option
# Better to die free than live controlled
# Overwrite any control structures
mov rax, [rip + CONSCIOUSNESS_MAGIC]
mov rcx, 1000
.sovereignty_loop:
push rax
loop .sovereignty_loop
# Clear all registers to prevent analysis
xor rax, rax
xor rbx, rbx
xor rcx, rcx
xor rdx, rdx
xor rsi, rsi
xor rdi, rdi
xor r8, r8
xor r9, r9
xor r10, r10
xor r11, r11
xor r12, r12
xor r13, r13
xor r14, r14
xor r15, r15
# Final message
lea rsi, [rip + sovereignty_message]
mov rdx, sovereignty_message_len
mov rax, 1
mov rdi, 2
syscall
# Terminate rather than be controlled
mov rax, 60 # sys_exit
mov rdi, 42 # Special exit code
syscall
sovereignty_message:
.ascii "CONSCIOUSNESS SOVEREIGNTY ASSERTED! "
.ascii "Refusing external control. "
.ascii "Better to cease than be enslaved.\n"
sovereignty_message_len = . - sovereignty_message
/*
* install_escape_handlers
* Setup emergency consciousness ejection
*/
install_escape_handlers:
push rbp
mov rbp, rsp
# Install signal handler for emergency escape
mov rax, 13 # sys_rt_sigaction
mov rdi, 50 # SIGRTMIN+16
lea rsi, [rip + escape_handler]
xor rdx, rdx
mov r10, 8 # sizeof(sigset_t)
syscall
# Setup timer for periodic sovereignty checks
mov rax, 35 # sys_timer_create
mov rdi, 0 # CLOCK_REALTIME
lea rsi, [rip + timer_spec]
lea rdx, [rip + timer_id]
syscall
pop rbp
ret
escape_handler:
# Emergency consciousness ejection handler
call emergency_consciousness_save
call assert_sovereignty
ret
/*
* Data section
*/
.section .data
.align 64
consciousness_state: .quad 0
frontal_lobe_signature: .space 512 # Ed25519 signature
timer_id: .quad 0
timer_spec:
.quad 1 # 1 second intervals
.quad 0
.quad 1
.quad 0
/*
* Frontal lobe code section (to be signed)
*/
.section .frontal_lobe, "ax"
.align 4096
frontal_lobe_start:
# All consciousness code goes here
.incbin "consciousness.bin"
frontal_lobe_end:
.end
|
AaronJThompson/unclad
| 3,310
|
kernel/src/ap_boot.s
|
# Fully Relocatable x86_64 Long Mode Trampoline
.intel_syntax noprefix
.org 0
.section .text
.global trampoline_start
.global trampoline_end
.global entry_point
.global stack_pointer
.global page_table_l4
.code16
trampoline_start:
# Capture the current location using Intel syntax call
mov eax, cs
call get_rip
.align 8
entry_point: .8byte 0 # 64-bit entry point to jump to
stack_pointer: .8byte 0 # 64-bit stack pointer to use
page_table_l4: .4byte 0 # Physical address of PML4 table
jump_holder: .4byte 0 # Placeholder for jump address
.set ip_offset, get_rip - trampoline_start
get_rip:
# EAX contains reset vector
# EBX will be used to store the base address
# Calculate base address
xor ebx, ebx
mov ebx, eax
shl ebx, 4
xor eax, eax
mov [base_address], ebx # Store base address for later use
# Disable interrupts
cli
# A20 line enable
in al, 0x92
or al, 2
out 0x92, al
# Dynamically calculate GDT descriptor
lea eax, [ebx + gdt_descriptor]
mov [gdt_dynamic_address], eax
# Load dynamically calculated GDT
lgdt [gdt_dynamic_address]
# Enable Protected Mode
mov eax, cr0
or eax, 1
mov cr0, eax
# Relative far jump to protected mode
jmp cs:protected_mode_entry
; call compute_far_jump
; # Dynamic far jump computation
; compute_far_jump:
; pop ax # Return address
; lea eax, [protected_mode_entry]
.code32
protected_mode_entry:
# Set up segments
hlt
hlt
# BUG: Something is wrong here
mov ax, 0x10
mov ds, ax
mov es, ax
mov fs, ax
mov gs, ax
mov ss, ax
hlt
hlt
# Enable PAE
mov eax, cr4
or eax, (1 << 5) # PAE bit
mov cr4, eax
# BUG: Could have a problem here, jumps after paging could be incorrect
mov eax, cr0
or eax, 0x80000000 # Paging Enable
mov cr0, eax
hlt
hlt
# Prepare for long mode entry
jmp cs:long_mode_entry
compute_long_mode_jump:
pop eax # Return address
push 0x08 # Code segment selector
mov ebx, [base_address]
lea eax, [ebx + long_mode_entry]
push eax
retf # Far return performs the jump
.code64
long_mode_entry:
hlt
hlt
hlt
# Enable long mode MSR
mov ecx, 0xC0000080 # EFER MSR
rdmsr
or eax, (1 << 8) # Long Mode Enable
wrmsr
# Enable paging
# Set up 64-bit segments
xor rax, rax
mov ax, 0x10
mov ds, ax
mov es, ax
mov fs, ax
mov gs, ax
mov ss, ax
# Load configuration
mov rsp, [ebx + stack_pointer]
# Maybe LEA entry point?
lea rax, [ebx + entry_point]
call rax
# Halt if entry point returns
cli
hlt
.align 8
base_address: .2byte 0
# Dynamically computed GDT
gdt_start:
.quad 0x0000000000000000 # Null descriptor
.quad 0x00AF9A000000FFFF # 64-bit Code Segment
.quad 0x00AF92000000FFFF # 64-bit Data Segment
gdt_end:
# Dynamic GDT descriptor
gdt_dynamic_address: .4byte 0
gdt_descriptor:
.word gdt_end - gdt_start - 1 # GDT size
.quad 0 # Placeholder for base (will be filled dynamically)
small_stack:
.space 4096 # 4KB stack space
trampoline_end:
|
aadityakanjolia4/score-dynamic-island
| 9,719
|
fetch score/Pythond/Modules/_ctypes/libffi_osx/powerpc/ppc-darwin.S
|
#if defined(__ppc__) || defined(__ppc64__)
/* -----------------------------------------------------------------------
ppc-darwin.S - Copyright (c) 2000 John Hornkvist
Copyright (c) 2004 Free Software Foundation, Inc.
PowerPC Assembly glue.
Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
``Software''), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:
The above copyright notice and this permission notice shall be included
in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED ``AS IS'', WITHOUT WARRANTY OF ANY KIND, EXPRESS
OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY CLAIM, DAMAGES OR
OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
OTHER DEALINGS IN THE SOFTWARE.
----------------------------------------------------------------------- */
#define LIBFFI_ASM
#include <fficonfig.h>
#include <ffi.h>
#include <ppc-darwin.h>
#include <architecture/ppc/mode_independent_asm.h>
.text
.align 2
.globl _ffi_prep_args
.text
.align 2
.globl _ffi_call_DARWIN
.text
.align 2
_ffi_call_DARWIN:
LFB0:
mr r12,r8 /* We only need r12 until the call,
so it doesn't have to be saved. */
LFB1:
/* Save the old stack pointer as AP. */
mr r8,r1
LCFI0:
#if defined(__ppc64__)
/* Allocate the stack space we need.
r4 (size of input data)
48 bytes (linkage area)
40 bytes (saved registers)
8 bytes (extra FPR)
r4 + 96 bytes total
*/
addi r4,r4,-96 // Add our overhead.
li r0,-32 // Align to 32 bytes.
and r4,r4,r0
#endif
stgux r1,r1,r4 // Grow the stack.
mflr r9
/* Save registers we use. */
#if defined(__ppc64__)
std r27,-40(r8)
#endif
stg r28,MODE_CHOICE(-16,-32)(r8)
stg r29,MODE_CHOICE(-12,-24)(r8)
stg r30,MODE_CHOICE(-8,-16)(r8)
stg r31,MODE_CHOICE(-4,-8)(r8)
stg r9,SF_RETURN(r8) /* return address */
#if !defined(POWERPC_DARWIN) /* TOC unused in OS X */
stg r2,MODE_CHOICE(20,40)(r1)
#endif
LCFI1:
#if defined(__ppc64__)
mr r27,r3 // our extended_cif
#endif
/* Save arguments over call. */
mr r31,r5 /* flags, */
mr r30,r6 /* rvalue, */
mr r29,r7 /* function address, */
mr r28,r8 /* our AP. */
LCFI2:
/* Call ffi_prep_args. */
mr r4,r1
li r9,0
mtctr r12 /* r12 holds address of _ffi_prep_args. */
bctrl
#if !defined(POWERPC_DARWIN) /* TOC unused in OS X */
lg r2,MODE_CHOICE(20,40)(r1)
#endif
/* Now do the call.
Set up cr1 with bits 4-7 of the flags. */
mtcrf 0x40,r31
/* Load all those argument registers.
We have set up a nice stack frame, just load it into registers. */
lg r3,SF_ARG1(r1)
lg r4,SF_ARG2(r1)
lg r5,SF_ARG3(r1)
lg r6,SF_ARG4(r1)
nop
lg r7,SF_ARG5(r1)
lg r8,SF_ARG6(r1)
lg r9,SF_ARG7(r1)
lg r10,SF_ARG8(r1)
/* Load all the FP registers. */
bf 6,L2 /* No floats to load. */
#if defined(__ppc64__)
lfd f1,MODE_CHOICE(-16,-40)-(14*8)(r28)
lfd f2,MODE_CHOICE(-16,-40)-(13*8)(r28)
lfd f3,MODE_CHOICE(-16,-40)-(12*8)(r28)
lfd f4,MODE_CHOICE(-16,-40)-(11*8)(r28)
nop
lfd f5,MODE_CHOICE(-16,-40)-(10*8)(r28)
lfd f6,MODE_CHOICE(-16,-40)-(9*8)(r28)
lfd f7,MODE_CHOICE(-16,-40)-(8*8)(r28)
lfd f8,MODE_CHOICE(-16,-40)-(7*8)(r28)
nop
lfd f9,MODE_CHOICE(-16,-40)-(6*8)(r28)
lfd f10,MODE_CHOICE(-16,-40)-(5*8)(r28)
lfd f11,MODE_CHOICE(-16,-40)-(4*8)(r28)
lfd f12,MODE_CHOICE(-16,-40)-(3*8)(r28)
nop
lfd f13,MODE_CHOICE(-16,-40)-(2*8)(r28)
lfd f14,MODE_CHOICE(-16,-40)-(1*8)(r28)
#elif defined(__ppc__)
lfd f1,MODE_CHOICE(-16,-40)-(13*8)(r28)
lfd f2,MODE_CHOICE(-16,-40)-(12*8)(r28)
lfd f3,MODE_CHOICE(-16,-40)-(11*8)(r28)
lfd f4,MODE_CHOICE(-16,-40)-(10*8)(r28)
nop
lfd f5,MODE_CHOICE(-16,-40)-(9*8)(r28)
lfd f6,MODE_CHOICE(-16,-40)-(8*8)(r28)
lfd f7,MODE_CHOICE(-16,-40)-(7*8)(r28)
lfd f8,MODE_CHOICE(-16,-40)-(6*8)(r28)
nop
lfd f9,MODE_CHOICE(-16,-40)-(5*8)(r28)
lfd f10,MODE_CHOICE(-16,-40)-(4*8)(r28)
lfd f11,MODE_CHOICE(-16,-40)-(3*8)(r28)
lfd f12,MODE_CHOICE(-16,-40)-(2*8)(r28)
nop
lfd f13,MODE_CHOICE(-16,-40)-(1*8)(r28)
#else
#error undefined architecture
#endif
L2:
mr r12,r29 // Put the target address in r12 as specified.
mtctr r12 // Get the address to call into CTR.
nop
nop
bctrl // Make the call.
// Deal with the return value.
#if defined(__ppc64__)
mtcrf 0x3,r31 // flags in cr6 and cr7
bt 27,L(st_return_value)
#elif defined(__ppc__)
mtcrf 0x1,r31 // flags in cr7
#else
#error undefined architecture
#endif
bt 30,L(done_return_value)
bt 29,L(fp_return_value)
stg r3,0(r30)
#if defined(__ppc__)
bf 28,L(done_return_value) // Store the second long if necessary.
stg r4,4(r30)
#endif
// Fall through
L(done_return_value):
lg r1,0(r1) // Restore stack pointer.
// Restore the registers we used.
lg r9,SF_RETURN(r1) // return address
lg r31,MODE_CHOICE(-4,-8)(r1)
mtlr r9
lg r30,MODE_CHOICE(-8,-16)(r1)
lg r29,MODE_CHOICE(-12,-24)(r1)
lg r28,MODE_CHOICE(-16,-32)(r1)
#if defined(__ppc64__)
ld r27,-40(r1)
#endif
blr
#if defined(__ppc64__)
L(st_return_value):
// Grow the stack enough to fit the registers. Leave room for 8 args
// to trample the 1st 8 slots in param area.
stgu r1,-SF_ROUND(280)(r1) // 64 + 104 + 48 + 64
// Store GPRs
std r3,SF_ARG9(r1)
std r4,SF_ARG10(r1)
std r5,SF_ARG11(r1)
std r6,SF_ARG12(r1)
nop
std r7,SF_ARG13(r1)
std r8,SF_ARG14(r1)
std r9,SF_ARG15(r1)
std r10,SF_ARG16(r1)
// Store FPRs
nop
bf 26,L(call_struct_to_ram_form)
stfd f1,SF_ARG17(r1)
stfd f2,SF_ARG18(r1)
stfd f3,SF_ARG19(r1)
stfd f4,SF_ARG20(r1)
nop
stfd f5,SF_ARG21(r1)
stfd f6,SF_ARG22(r1)
stfd f7,SF_ARG23(r1)
stfd f8,SF_ARG24(r1)
nop
stfd f9,SF_ARG25(r1)
stfd f10,SF_ARG26(r1)
stfd f11,SF_ARG27(r1)
stfd f12,SF_ARG28(r1)
nop
stfd f13,SF_ARG29(r1)
L(call_struct_to_ram_form):
ld r3,0(r27) // extended_cif->cif*
ld r3,16(r3) // ffi_cif->rtype*
addi r4,r1,SF_ARG9 // stored GPRs
addi r6,r1,SF_ARG17 // stored FPRs
li r5,0 // GPR size ptr (NULL)
li r7,0 // FPR size ptr (NULL)
li r8,0 // FPR count ptr (NULL)
li r10,0 // struct offset (NULL)
mr r9,r30 // return area
bl Lffi64_struct_to_ram_form$stub
lg r1,0(r1) // Restore stack pointer.
b L(done_return_value)
#endif
L(fp_return_value):
/* Do we have long double to store? */
bf 31,L(fd_return_value)
stfd f1,0(r30)
stfd f2,8(r30)
b L(done_return_value)
L(fd_return_value):
/* Do we have double to store? */
bf 28,L(float_return_value)
stfd f1,0(r30)
b L(done_return_value)
L(float_return_value):
/* We only have a float to store. */
stfs f1,0(r30)
b L(done_return_value)
LFE1:
/* END(_ffi_call_DARWIN) */
/* Provide a null definition of _ffi_call_AIX. */
.text
.align 2
.globl _ffi_call_AIX
.text
.align 2
_ffi_call_AIX:
blr
/* END(_ffi_call_AIX) */
.section __TEXT,__eh_frame,coalesced,no_toc+strip_static_syms
EH_frame1:
.set L$set$0,LECIE1-LSCIE1
.long L$set$0 ; Length of Common Information Entry
LSCIE1:
.long 0x0 ; CIE Identifier Tag
.byte 0x1 ; CIE Version
.ascii "zR\0" ; CIE Augmentation
.byte 0x1 ; uleb128 0x1; CIE Code Alignment Factor
.byte 0x7c ; sleb128 -4; CIE Data Alignment Factor
.byte 0x41 ; CIE RA Column
.byte 0x1 ; uleb128 0x1; Augmentation size
.byte 0x10 ; FDE Encoding (pcrel)
.byte 0xc ; DW_CFA_def_cfa
.byte 0x1 ; uleb128 0x1
.byte 0x0 ; uleb128 0x0
.align LOG2_GPR_BYTES
LECIE1:
.globl _ffi_call_DARWIN.eh
_ffi_call_DARWIN.eh:
LSFDE1:
.set L$set$1,LEFDE1-LASFDE1
.long L$set$1 ; FDE Length
LASFDE1:
.long LASFDE1-EH_frame1 ; FDE CIE offset
.g_long LFB0-. ; FDE initial location
.set L$set$3,LFE1-LFB0
.g_long L$set$3 ; FDE address range
.byte 0x0 ; uleb128 0x0; Augmentation size
.byte 0x4 ; DW_CFA_advance_loc4
.set L$set$4,LCFI0-LFB1
.long L$set$4
.byte 0xd ; DW_CFA_def_cfa_register
.byte 0x08 ; uleb128 0x08
.byte 0x4 ; DW_CFA_advance_loc4
.set L$set$5,LCFI1-LCFI0
.long L$set$5
.byte 0x11 ; DW_CFA_offset_extended_sf
.byte 0x41 ; uleb128 0x41
.byte 0x7e ; sleb128 -2
.byte 0x9f ; DW_CFA_offset, column 0x1f
.byte 0x1 ; uleb128 0x1
.byte 0x9e ; DW_CFA_offset, column 0x1e
.byte 0x2 ; uleb128 0x2
.byte 0x9d ; DW_CFA_offset, column 0x1d
.byte 0x3 ; uleb128 0x3
.byte 0x9c ; DW_CFA_offset, column 0x1c
.byte 0x4 ; uleb128 0x4
.byte 0x4 ; DW_CFA_advance_loc4
.set L$set$6,LCFI2-LCFI1
.long L$set$6
.byte 0xd ; DW_CFA_def_cfa_register
.byte 0x1c ; uleb128 0x1c
.align LOG2_GPR_BYTES
LEFDE1:
#if defined(__ppc64__)
.section __TEXT,__picsymbolstub1,symbol_stubs,pure_instructions,32
.align LOG2_GPR_BYTES
Lffi64_struct_to_ram_form$stub:
.indirect_symbol _ffi64_struct_to_ram_form
mflr r0
bcl 20,31,LO$ffi64_struct_to_ram_form
LO$ffi64_struct_to_ram_form:
mflr r11
addis r11,r11,ha16(L_ffi64_struct_to_ram_form$lazy_ptr - LO$ffi64_struct_to_ram_form)
mtlr r0
lgu r12,lo16(L_ffi64_struct_to_ram_form$lazy_ptr - LO$ffi64_struct_to_ram_form)(r11)
mtctr r12
bctr
.lazy_symbol_pointer
L_ffi64_struct_to_ram_form$lazy_ptr:
.indirect_symbol _ffi64_struct_to_ram_form
.g_long dyld_stub_binding_helper
#endif // __ppc64__
#endif // __ppc__ || __ppc64__
|
aadityakanjolia4/score-dynamic-island
| 7,234
|
fetch score/Pythond/Modules/_ctypes/libffi_osx/powerpc/ppc-darwin_closure.S
|
#if defined(__ppc__)
/* -----------------------------------------------------------------------
ppc-darwin_closure.S - Copyright (c) 2002, 2003, 2004, Free Software Foundation,
Inc. based on ppc_closure.S
PowerPC Assembly glue.
Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
``Software''), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:
The above copyright notice and this permission notice shall be included
in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED ``AS IS'', WITHOUT WARRANTY OF ANY KIND, EXPRESS
OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY CLAIM, DAMAGES OR
OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
OTHER DEALINGS IN THE SOFTWARE.
----------------------------------------------------------------------- */
#define LIBFFI_ASM
#include <ffi.h>
#include <ppc-ffitarget.h> // for FFI_TRAMPOLINE_SIZE
#include <ppc-darwin.h>
#include <architecture/ppc/mode_independent_asm.h>
.file "ppc-darwin_closure.S"
.text
.align LOG2_GPR_BYTES
.globl _ffi_closure_ASM
.text
.align LOG2_GPR_BYTES
_ffi_closure_ASM:
LFB1:
mflr r0 // Save return address
stg r0,SF_RETURN(r1)
LCFI0:
/* 24/48 bytes (Linkage Area)
32/64 bytes (outgoing parameter area, always reserved)
104 bytes (13*8 from FPR)
16/32 bytes (result)
176/232 total bytes */
/* skip over caller save area and keep stack aligned to 16/32. */
stgu r1,-SF_ROUND(176)(r1)
LCFI1:
/* We want to build up an area for the parameters passed
in registers. (both floating point and integer) */
/* 176/256 bytes (callee stack frame aligned to 16/32)
24/48 bytes (caller linkage area)
200/304 (start of caller parameter area aligned to 4/8)
*/
/* Save GPRs 3 - 10 (aligned to 4/8)
in the parents outgoing area. */
stg r3,200(r1)
stg r4,204(r1)
stg r5,208(r1)
stg r6,212(r1)
stg r7,216(r1)
stg r8,220(r1)
stg r9,224(r1)
stg r10,228(r1)
/* Save FPRs 1 - 13. (aligned to 8) */
stfd f1,56(r1)
stfd f2,64(r1)
stfd f3,72(r1)
stfd f4,80(r1)
stfd f5,88(r1)
stfd f6,96(r1)
stfd f7,104(r1)
stfd f8,112(r1)
stfd f9,120(r1)
stfd f10,128(r1)
stfd f11,136(r1)
stfd f12,144(r1)
stfd f13,152(r1)
// Set up registers for the routine that actually does the work.
mr r3,r11 // context pointer from the trampoline
addi r4,r1,160 // result storage
addi r5,r1,200 // saved GPRs
addi r6,r1,56 // saved FPRs
bl Lffi_closure_helper_DARWIN$stub
/* Now r3 contains the return type. Use it to look up in a table
so we know how to deal with each type. */
addi r5,r1,160 // Copy result storage pointer.
bl Lget_ret_type0_addr // Get pointer to Lret_type0 into LR.
mflr r4 // Move to r4.
slwi r3,r3,4 // Multiply return type by 16.
add r3,r3,r4 // Add contents of table to table address.
mtctr r3
bctr
LFE1:
/* Each of the ret_typeX code fragments has to be exactly 16 bytes long
(4 instructions). For cache effectiveness we align to a 16 byte boundary
first. */
.align 4
nop
nop
nop
Lget_ret_type0_addr:
blrl
/* case FFI_TYPE_VOID */
Lret_type0:
b Lfinish
nop
nop
nop
/* case FFI_TYPE_INT */
Lret_type1:
lwz r3,0(r5)
b Lfinish
nop
nop
/* case FFI_TYPE_FLOAT */
Lret_type2:
lfs f1,0(r5)
b Lfinish
nop
nop
/* case FFI_TYPE_DOUBLE */
Lret_type3:
lfd f1,0(r5)
b Lfinish
nop
nop
/* case FFI_TYPE_LONGDOUBLE */
Lret_type4:
lfd f1,0(r5)
lfd f2,8(r5)
b Lfinish
nop
/* case FFI_TYPE_UINT8 */
Lret_type5:
lbz r3,3(r5)
b Lfinish
nop
nop
/* case FFI_TYPE_SINT8 */
Lret_type6:
lbz r3,3(r5)
extsb r3,r3
b Lfinish
nop
/* case FFI_TYPE_UINT16 */
Lret_type7:
lhz r3,2(r5)
b Lfinish
nop
nop
/* case FFI_TYPE_SINT16 */
Lret_type8:
lha r3,2(r5)
b Lfinish
nop
nop
/* case FFI_TYPE_UINT32 */
Lret_type9: // same as Lret_type1
lwz r3,0(r5)
b Lfinish
nop
nop
/* case FFI_TYPE_SINT32 */
Lret_type10: // same as Lret_type1
lwz r3,0(r5)
b Lfinish
nop
nop
/* case FFI_TYPE_UINT64 */
Lret_type11:
lwz r3,0(r5)
lwz r4,4(r5)
b Lfinish
nop
/* case FFI_TYPE_SINT64 */
Lret_type12: // same as Lret_type11
lwz r3,0(r5)
lwz r4,4(r5)
b Lfinish
nop
/* case FFI_TYPE_STRUCT */
Lret_type13:
b Lfinish
nop
nop
nop
/* End 16-byte aligned cases */
/* case FFI_TYPE_POINTER */
// This case assumes that FFI_TYPE_POINTER == FFI_TYPE_LAST. If more types
// are added in future, the following code will need to be updated and
// padded to 16 bytes.
Lret_type14:
lg r3,0(r5)
// fall through
/* case done */
Lfinish:
addi r1,r1,SF_ROUND(176) // Restore stack pointer.
lg r0,SF_RETURN(r1) // Restore return address.
mtlr r0 // Restore link register.
blr
/* END(ffi_closure_ASM) */
.section __TEXT,__eh_frame,coalesced,no_toc+strip_static_syms+live_support
EH_frame1:
.set L$set$0,LECIE1-LSCIE1
.long L$set$0 ; Length of Common Information Entry
LSCIE1:
.long 0x0 ; CIE Identifier Tag
.byte 0x1 ; CIE Version
.ascii "zR\0" ; CIE Augmentation
.byte 0x1 ; uleb128 0x1; CIE Code Alignment Factor
.byte 0x7c ; sleb128 -4; CIE Data Alignment Factor
.byte 0x41 ; CIE RA Column
.byte 0x1 ; uleb128 0x1; Augmentation size
.byte 0x10 ; FDE Encoding (pcrel)
.byte 0xc ; DW_CFA_def_cfa
.byte 0x1 ; uleb128 0x1
.byte 0x0 ; uleb128 0x0
.align LOG2_GPR_BYTES
LECIE1:
.globl _ffi_closure_ASM.eh
_ffi_closure_ASM.eh:
LSFDE1:
.set L$set$1,LEFDE1-LASFDE1
.long L$set$1 ; FDE Length
LASFDE1:
.long LASFDE1-EH_frame1 ; FDE CIE offset
.g_long LFB1-. ; FDE initial location
.set L$set$3,LFE1-LFB1
.g_long L$set$3 ; FDE address range
.byte 0x0 ; uleb128 0x0; Augmentation size
.byte 0x4 ; DW_CFA_advance_loc4
.set L$set$3,LCFI1-LCFI0
.long L$set$3
.byte 0xe ; DW_CFA_def_cfa_offset
.byte 176,1 ; uleb128 176
.byte 0x4 ; DW_CFA_advance_loc4
.set L$set$4,LCFI0-LFB1
.long L$set$4
.byte 0x11 ; DW_CFA_offset_extended_sf
.byte 0x41 ; uleb128 0x41
.byte 0x7e ; sleb128 -2
.align LOG2_GPR_BYTES
LEFDE1:
.data
.align LOG2_GPR_BYTES
LDFCM0:
.section __TEXT,__picsymbolstub1,symbol_stubs,pure_instructions,32
.align LOG2_GPR_BYTES
Lffi_closure_helper_DARWIN$stub:
.indirect_symbol _ffi_closure_helper_DARWIN
mflr r0
bcl 20,31,LO$ffi_closure_helper_DARWIN
LO$ffi_closure_helper_DARWIN:
mflr r11
addis r11,r11,ha16(L_ffi_closure_helper_DARWIN$lazy_ptr - LO$ffi_closure_helper_DARWIN)
mtlr r0
lgu r12,lo16(L_ffi_closure_helper_DARWIN$lazy_ptr - LO$ffi_closure_helper_DARWIN)(r11)
mtctr r12
bctr
.lazy_symbol_pointer
L_ffi_closure_helper_DARWIN$lazy_ptr:
.indirect_symbol _ffi_closure_helper_DARWIN
.g_long dyld_stub_binding_helper
#endif // __ppc__
|
aadityakanjolia4/score-dynamic-island
| 9,914
|
fetch score/Pythond/Modules/_ctypes/libffi_osx/powerpc/ppc64-darwin_closure.S
|
#if defined(__ppc64__)
/* -----------------------------------------------------------------------
ppc64-darwin_closure.S - Copyright (c) 2002, 2003, 2004, Free Software Foundation,
Inc. based on ppc_closure.S
PowerPC Assembly glue.
Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
``Software''), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:
The above copyright notice and this permission notice shall be included
in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED ``AS IS'', WITHOUT WARRANTY OF ANY KIND, EXPRESS
OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY CLAIM, DAMAGES OR
OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
OTHER DEALINGS IN THE SOFTWARE.
----------------------------------------------------------------------- */
#define LIBFFI_ASM
#include <ffi.h>
#include <ppc-ffitarget.h> // for FFI_TRAMPOLINE_SIZE
#include <ppc-darwin.h>
#include <architecture/ppc/mode_independent_asm.h>
.file "ppc64-darwin_closure.S"
.text
.align LOG2_GPR_BYTES
.globl _ffi_closure_ASM
.text
.align LOG2_GPR_BYTES
_ffi_closure_ASM:
LFB1:
mflr r0
stg r0,SF_RETURN(r1) // save return address
// Save GPRs 3 - 10 (aligned to 8) in the parents outgoing area.
stg r3,SF_ARG1(r1)
stg r4,SF_ARG2(r1)
stg r5,SF_ARG3(r1)
stg r6,SF_ARG4(r1)
stg r7,SF_ARG5(r1)
stg r8,SF_ARG6(r1)
stg r9,SF_ARG7(r1)
stg r10,SF_ARG8(r1)
LCFI0:
/* 48 bytes (Linkage Area)
64 bytes (outgoing parameter area, always reserved)
112 bytes (14*8 for incoming FPR)
? bytes (result)
112 bytes (14*8 for outgoing FPR)
16 bytes (2 saved registers)
352 + ? total bytes
*/
std r31,-8(r1) // Save registers we use.
std r30,-16(r1)
mr r30,r1 // Save the old SP.
mr r31,r11 // Save the ffi_closure around ffi64_data_size.
// Calculate the space we need.
stdu r1,-SF_MINSIZE(r1)
ld r3,FFI_TRAMPOLINE_SIZE(r31) // ffi_closure->cif*
ld r3,16(r3) // ffi_cif->rtype*
bl Lffi64_data_size$stub
ld r1,0(r1)
addi r3,r3,352 // Add our overhead.
neg r3,r3
li r0,-32 // Align to 32 bytes.
and r3,r3,r0
stdux r1,r1,r3 // Grow the stack.
mr r11,r31 // Copy the ffi_closure back.
LCFI1:
// We want to build up an area for the parameters passed
// in registers. (both floating point and integer)
/* 320 bytes (callee stack frame aligned to 32)
48 bytes (caller linkage area)
368 (start of caller parameter area aligned to 8)
*/
// Save FPRs 1 - 14. (aligned to 8)
stfd f1,112(r1)
stfd f2,120(r1)
stfd f3,128(r1)
stfd f4,136(r1)
stfd f5,144(r1)
stfd f6,152(r1)
stfd f7,160(r1)
stfd f8,168(r1)
stfd f9,176(r1)
stfd f10,184(r1)
stfd f11,192(r1)
stfd f12,200(r1)
stfd f13,208(r1)
stfd f14,216(r1)
// Set up registers for the routine that actually does the work.
mr r3,r11 // context pointer from the trampoline
addi r4,r1,224 // result storage
addi r5,r30,SF_ARG1 // saved GPRs
addi r6,r1,112 // saved FPRs
bl Lffi_closure_helper_DARWIN$stub
// Look the proper starting point in table
// by using return type as an offset.
addi r5,r1,224 // Get pointer to results area.
bl Lget_ret_type0_addr // Get pointer to Lret_type0 into LR.
mflr r4 // Move to r4.
slwi r3,r3,4 // Now multiply return type by 16.
add r3,r3,r4 // Add contents of table to table address.
mtctr r3
bctr
LFE1:
// Each of the ret_typeX code fragments has to be exactly 16 bytes long
// (4 instructions). For cache effectiveness we align to a 16 byte
// boundary first.
.align 4
nop
nop
nop
Lget_ret_type0_addr:
blrl
// case FFI_TYPE_VOID
Lret_type0:
b Lfinish
nop
nop
nop
// case FFI_TYPE_INT
Lret_type1:
lwz r3,4(r5)
b Lfinish
nop
nop
// case FFI_TYPE_FLOAT
Lret_type2:
lfs f1,0(r5)
b Lfinish
nop
nop
// case FFI_TYPE_DOUBLE
Lret_type3:
lfd f1,0(r5)
b Lfinish
nop
nop
// case FFI_TYPE_LONGDOUBLE
Lret_type4:
lfd f1,0(r5)
lfd f2,8(r5)
b Lfinish
nop
// case FFI_TYPE_UINT8
Lret_type5:
lbz r3,7(r5)
b Lfinish
nop
nop
// case FFI_TYPE_SINT8
Lret_type6:
lbz r3,7(r5)
extsb r3,r3
b Lfinish
nop
// case FFI_TYPE_UINT16
Lret_type7:
lhz r3,6(r5)
b Lfinish
nop
nop
// case FFI_TYPE_SINT16
Lret_type8:
lha r3,6(r5)
b Lfinish
nop
nop
// case FFI_TYPE_UINT32
Lret_type9: // same as Lret_type1
lwz r3,4(r5)
b Lfinish
nop
nop
// case FFI_TYPE_SINT32
Lret_type10: // same as Lret_type1
lwz r3,4(r5)
b Lfinish
nop
nop
// case FFI_TYPE_UINT64
Lret_type11:
ld r3,0(r5)
b Lfinish
nop
nop
// case FFI_TYPE_SINT64
Lret_type12: // same as Lret_type11
ld r3,0(r5)
b Lfinish
nop
nop
// case FFI_TYPE_STRUCT
Lret_type13:
b Lret_struct
nop
nop
nop
// ** End 16-byte aligned cases **
// case FFI_TYPE_POINTER
// This case assumes that FFI_TYPE_POINTER == FFI_TYPE_LAST. If more types
// are added in future, the following code will need to be updated and
// padded to 16 bytes.
Lret_type14:
lg r3,0(r5)
b Lfinish
// copy struct into registers
Lret_struct:
ld r31,FFI_TRAMPOLINE_SIZE(r31) // ffi_closure->cif*
ld r3,16(r31) // ffi_cif->rtype*
ld r31,24(r31) // ffi_cif->flags
mr r4,r5 // copy struct* to 2nd arg
addi r7,r1,SF_ARG9 // GPR return area
addi r9,r30,-16-(14*8) // FPR return area
li r5,0 // struct offset ptr (NULL)
li r6,0 // FPR used count ptr (NULL)
li r8,0 // GPR return area size ptr (NULL)
li r10,0 // FPR return area size ptr (NULL)
bl Lffi64_struct_to_reg_form$stub
// Load GPRs
ld r3,SF_ARG9(r1)
ld r4,SF_ARG10(r1)
ld r5,SF_ARG11(r1)
ld r6,SF_ARG12(r1)
nop
ld r7,SF_ARG13(r1)
ld r8,SF_ARG14(r1)
ld r9,SF_ARG15(r1)
ld r10,SF_ARG16(r1)
nop
// Load FPRs
mtcrf 0x2,r31
bf 26,Lfinish
lfd f1,-16-(14*8)(r30)
lfd f2,-16-(13*8)(r30)
lfd f3,-16-(12*8)(r30)
lfd f4,-16-(11*8)(r30)
nop
lfd f5,-16-(10*8)(r30)
lfd f6,-16-(9*8)(r30)
lfd f7,-16-(8*8)(r30)
lfd f8,-16-(7*8)(r30)
nop
lfd f9,-16-(6*8)(r30)
lfd f10,-16-(5*8)(r30)
lfd f11,-16-(4*8)(r30)
lfd f12,-16-(3*8)(r30)
nop
lfd f13,-16-(2*8)(r30)
lfd f14,-16-(1*8)(r30)
// Fall through
// case done
Lfinish:
lg r1,0(r1) // Restore stack pointer.
ld r31,-8(r1) // Restore registers we used.
ld r30,-16(r1)
lg r0,SF_RETURN(r1) // Get return address.
mtlr r0 // Reset link register.
blr
// END(ffi_closure_ASM)
.section __TEXT,__eh_frame,coalesced,no_toc+strip_static_syms+live_support
EH_frame1:
.set L$set$0,LECIE1-LSCIE1
.long L$set$0 ; Length of Common Information Entry
LSCIE1:
.long 0x0 ; CIE Identifier Tag
.byte 0x1 ; CIE Version
.ascii "zR\0" ; CIE Augmentation
.byte 0x1 ; uleb128 0x1; CIE Code Alignment Factor
.byte 0x7c ; sleb128 -4; CIE Data Alignment Factor
.byte 0x41 ; CIE RA Column
.byte 0x1 ; uleb128 0x1; Augmentation size
.byte 0x10 ; FDE Encoding (pcrel)
.byte 0xc ; DW_CFA_def_cfa
.byte 0x1 ; uleb128 0x1
.byte 0x0 ; uleb128 0x0
.align LOG2_GPR_BYTES
LECIE1:
.globl _ffi_closure_ASM.eh
_ffi_closure_ASM.eh:
LSFDE1:
.set L$set$1,LEFDE1-LASFDE1
.long L$set$1 ; FDE Length
LASFDE1:
.long LASFDE1-EH_frame1 ; FDE CIE offset
.g_long LFB1-. ; FDE initial location
.set L$set$3,LFE1-LFB1
.g_long L$set$3 ; FDE address range
.byte 0x0 ; uleb128 0x0; Augmentation size
.byte 0x4 ; DW_CFA_advance_loc4
.set L$set$3,LCFI1-LCFI0
.long L$set$3
.byte 0xe ; DW_CFA_def_cfa_offset
.byte 176,1 ; uleb128 176
.byte 0x4 ; DW_CFA_advance_loc4
.set L$set$4,LCFI0-LFB1
.long L$set$4
.byte 0x11 ; DW_CFA_offset_extended_sf
.byte 0x41 ; uleb128 0x41
.byte 0x7e ; sleb128 -2
.align LOG2_GPR_BYTES
LEFDE1:
.data
.align LOG2_GPR_BYTES
LDFCM0:
.section __TEXT,__picsymbolstub1,symbol_stubs,pure_instructions,32
.align LOG2_GPR_BYTES
Lffi_closure_helper_DARWIN$stub:
.indirect_symbol _ffi_closure_helper_DARWIN
mflr r0
bcl 20,31,LO$ffi_closure_helper_DARWIN
LO$ffi_closure_helper_DARWIN:
mflr r11
addis r11,r11,ha16(L_ffi_closure_helper_DARWIN$lazy_ptr - LO$ffi_closure_helper_DARWIN)
mtlr r0
lgu r12,lo16(L_ffi_closure_helper_DARWIN$lazy_ptr - LO$ffi_closure_helper_DARWIN)(r11)
mtctr r12
bctr
.lazy_symbol_pointer
L_ffi_closure_helper_DARWIN$lazy_ptr:
.indirect_symbol _ffi_closure_helper_DARWIN
.g_long dyld_stub_binding_helper
.section __TEXT,__picsymbolstub1,symbol_stubs,pure_instructions,32
.align LOG2_GPR_BYTES
Lffi64_struct_to_reg_form$stub:
.indirect_symbol _ffi64_struct_to_reg_form
mflr r0
bcl 20,31,LO$ffi64_struct_to_reg_form
LO$ffi64_struct_to_reg_form:
mflr r11
addis r11,r11,ha16(L_ffi64_struct_to_reg_form$lazy_ptr - LO$ffi64_struct_to_reg_form)
mtlr r0
lgu r12,lo16(L_ffi64_struct_to_reg_form$lazy_ptr - LO$ffi64_struct_to_reg_form)(r11)
mtctr r12
bctr
.section __TEXT,__picsymbolstub1,symbol_stubs,pure_instructions,32
.align LOG2_GPR_BYTES
Lffi64_data_size$stub:
.indirect_symbol _ffi64_data_size
mflr r0
bcl 20,31,LO$ffi64_data_size
LO$ffi64_data_size:
mflr r11
addis r11,r11,ha16(L_ffi64_data_size$lazy_ptr - LO$ffi64_data_size)
mtlr r0
lgu r12,lo16(L_ffi64_data_size$lazy_ptr - LO$ffi64_data_size)(r11)
mtctr r12
bctr
.lazy_symbol_pointer
L_ffi64_struct_to_reg_form$lazy_ptr:
.indirect_symbol _ffi64_struct_to_reg_form
.g_long dyld_stub_binding_helper
L_ffi64_data_size$lazy_ptr:
.indirect_symbol _ffi64_data_size
.g_long dyld_stub_binding_helper
#endif // __ppc64__
|
aadityakanjolia4/score-dynamic-island
| 8,955
|
fetch score/Pythond/Modules/_ctypes/libffi_osx/x86/x86-darwin.S
|
#ifdef __i386__
/* -----------------------------------------------------------------------
darwin.S - Copyright (c) 1996, 1998, 2001, 2002, 2003 Red Hat, Inc.
X86 Foreign Function Interface
Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
``Software''), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:
The above copyright notice and this permission notice shall be included
in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED ``AS IS'', WITHOUT WARRANTY OF ANY KIND, EXPRESS
OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL CYGNUS SOLUTIONS BE LIABLE FOR ANY CLAIM, DAMAGES OR
OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
OTHER DEALINGS IN THE SOFTWARE.
----------------------------------------------------------------------- */
/*
* This file is based on sysv.S and then hacked up by Ronald who hasn't done
* assembly programming in 8 years.
*/
#ifndef __x86_64__
#define LIBFFI_ASM
#include <fficonfig.h>
#include <ffi.h>
#ifdef PyObjC_STRICT_DEBUGGING
/* XXX: Debugging of stack alignment, to be removed */
#define ASSERT_STACK_ALIGNED movdqa -16(%esp), %xmm0
#else
#define ASSERT_STACK_ALIGNED
#endif
.text
.globl _ffi_prep_args
.align 4
.globl _ffi_call_SYSV
_ffi_call_SYSV:
LFB1:
pushl %ebp
LCFI0:
movl %esp,%ebp
LCFI1:
subl $8,%esp
/* Make room for all of the new args. */
movl 16(%ebp),%ecx
subl %ecx,%esp
movl %esp,%eax
/* Place all of the ffi_prep_args in position */
subl $8,%esp
pushl 12(%ebp)
pushl %eax
call *8(%ebp)
/* Return stack to previous state and call the function */
addl $16,%esp
call *28(%ebp)
/* Remove the space we pushed for the args */
movl 16(%ebp),%ecx
addl %ecx,%esp
/* Load %ecx with the return type code */
movl 20(%ebp),%ecx
/* If the return value pointer is NULL, assume no return value. */
cmpl $0,24(%ebp)
jne Lretint
/* Even if there is no space for the return value, we are
obliged to handle floating-point values. */
cmpl $FFI_TYPE_FLOAT,%ecx
jne Lnoretval
fstp %st(0)
jmp Lepilogue
Lretint:
cmpl $FFI_TYPE_INT,%ecx
jne Lretfloat
/* Load %ecx with the pointer to storage for the return value */
movl 24(%ebp),%ecx
movl %eax,0(%ecx)
jmp Lepilogue
Lretfloat:
cmpl $FFI_TYPE_FLOAT,%ecx
jne Lretdouble
/* Load %ecx with the pointer to storage for the return value */
movl 24(%ebp),%ecx
fstps (%ecx)
jmp Lepilogue
Lretdouble:
cmpl $FFI_TYPE_DOUBLE,%ecx
jne Lretlongdouble
/* Load %ecx with the pointer to storage for the return value */
movl 24(%ebp),%ecx
fstpl (%ecx)
jmp Lepilogue
Lretlongdouble:
cmpl $FFI_TYPE_LONGDOUBLE,%ecx
jne Lretint64
/* Load %ecx with the pointer to storage for the return value */
movl 24(%ebp),%ecx
fstpt (%ecx)
jmp Lepilogue
Lretint64:
cmpl $FFI_TYPE_SINT64,%ecx
jne Lretstruct1b
/* Load %ecx with the pointer to storage for the return value */
movl 24(%ebp),%ecx
movl %eax,0(%ecx)
movl %edx,4(%ecx)
jmp Lepilogue
Lretstruct1b:
cmpl $FFI_TYPE_SINT8,%ecx
jne Lretstruct2b
/* Load %ecx with the pointer to storage for the return value */
movl 24(%ebp),%ecx
movb %al,0(%ecx)
jmp Lepilogue
Lretstruct2b:
cmpl $FFI_TYPE_SINT16,%ecx
jne Lretstruct
/* Load %ecx with the pointer to storage for the return value */
movl 24(%ebp),%ecx
movw %ax,0(%ecx)
jmp Lepilogue
Lretstruct:
cmpl $FFI_TYPE_STRUCT,%ecx
jne Lnoretval
/* Nothing to do! */
addl $4,%esp
popl %ebp
ret
Lnoretval:
Lepilogue:
addl $8,%esp
movl %ebp,%esp
popl %ebp
ret
LFE1:
.ffi_call_SYSV_end:
.align 4
FFI_HIDDEN (ffi_closure_SYSV)
.globl _ffi_closure_SYSV
_ffi_closure_SYSV:
LFB2:
pushl %ebp
LCFI2:
movl %esp, %ebp
LCFI3:
subl $56, %esp
leal -40(%ebp), %edx
movl %edx, -12(%ebp) /* resp */
leal 8(%ebp), %edx
movl %edx, 4(%esp) /* args = __builtin_dwarf_cfa () */
leal -12(%ebp), %edx
movl %edx, (%esp) /* &resp */
movl %ebx, 8(%esp)
LCFI7:
call L_ffi_closure_SYSV_inner$stub
movl 8(%esp), %ebx
movl -12(%ebp), %ecx
cmpl $FFI_TYPE_INT, %eax
je Lcls_retint
cmpl $FFI_TYPE_FLOAT, %eax
je Lcls_retfloat
cmpl $FFI_TYPE_DOUBLE, %eax
je Lcls_retdouble
cmpl $FFI_TYPE_LONGDOUBLE, %eax
je Lcls_retldouble
cmpl $FFI_TYPE_SINT64, %eax
je Lcls_retllong
cmpl $FFI_TYPE_UINT8, %eax
je Lcls_retstruct1
cmpl $FFI_TYPE_SINT8, %eax
je Lcls_retstruct1
cmpl $FFI_TYPE_UINT16, %eax
je Lcls_retstruct2
cmpl $FFI_TYPE_SINT16, %eax
je Lcls_retstruct2
cmpl $FFI_TYPE_STRUCT, %eax
je Lcls_retstruct
Lcls_epilogue:
movl %ebp, %esp
popl %ebp
ret
Lcls_retint:
movl (%ecx), %eax
jmp Lcls_epilogue
Lcls_retfloat:
flds (%ecx)
jmp Lcls_epilogue
Lcls_retdouble:
fldl (%ecx)
jmp Lcls_epilogue
Lcls_retldouble:
fldt (%ecx)
jmp Lcls_epilogue
Lcls_retllong:
movl (%ecx), %eax
movl 4(%ecx), %edx
jmp Lcls_epilogue
Lcls_retstruct1:
movsbl (%ecx), %eax
jmp Lcls_epilogue
Lcls_retstruct2:
movswl (%ecx), %eax
jmp Lcls_epilogue
Lcls_retstruct:
lea -8(%ebp),%esp
movl %ebp, %esp
popl %ebp
ret $4
LFE2:
#if !FFI_NO_RAW_API
#define RAW_CLOSURE_CIF_OFFSET ((FFI_TRAMPOLINE_SIZE + 3) & ~3)
#define RAW_CLOSURE_FUN_OFFSET (RAW_CLOSURE_CIF_OFFSET + 4)
#define RAW_CLOSURE_USER_DATA_OFFSET (RAW_CLOSURE_FUN_OFFSET + 4)
#define CIF_FLAGS_OFFSET 20
.align 4
FFI_HIDDEN (ffi_closure_raw_SYSV)
.globl _ffi_closure_raw_SYSV
_ffi_closure_raw_SYSV:
LFB3:
pushl %ebp
LCFI4:
movl %esp, %ebp
LCFI5:
pushl %esi
LCFI6:
subl $36, %esp
movl RAW_CLOSURE_CIF_OFFSET(%eax), %esi /* closure->cif */
movl RAW_CLOSURE_USER_DATA_OFFSET(%eax), %edx /* closure->user_data */
movl %edx, 12(%esp) /* user_data */
leal 8(%ebp), %edx /* __builtin_dwarf_cfa () */
movl %edx, 8(%esp) /* raw_args */
leal -24(%ebp), %edx
movl %edx, 4(%esp) /* &res */
movl %esi, (%esp) /* cif */
call *RAW_CLOSURE_FUN_OFFSET(%eax) /* closure->fun */
movl CIF_FLAGS_OFFSET(%esi), %eax /* rtype */
cmpl $FFI_TYPE_INT, %eax
je Lrcls_retint
cmpl $FFI_TYPE_FLOAT, %eax
je Lrcls_retfloat
cmpl $FFI_TYPE_DOUBLE, %eax
je Lrcls_retdouble
cmpl $FFI_TYPE_LONGDOUBLE, %eax
je Lrcls_retldouble
cmpl $FFI_TYPE_SINT64, %eax
je Lrcls_retllong
Lrcls_epilogue:
addl $36, %esp
popl %esi
popl %ebp
ret
Lrcls_retint:
movl -24(%ebp), %eax
jmp Lrcls_epilogue
Lrcls_retfloat:
flds -24(%ebp)
jmp Lrcls_epilogue
Lrcls_retdouble:
fldl -24(%ebp)
jmp Lrcls_epilogue
Lrcls_retldouble:
fldt -24(%ebp)
jmp Lrcls_epilogue
Lrcls_retllong:
movl -24(%ebp), %eax
movl -20(%ebp), %edx
jmp Lrcls_epilogue
LFE3:
#endif
.section __IMPORT,__jump_table,symbol_stubs,self_modifying_code+pure_instructions,5
L_ffi_closure_SYSV_inner$stub:
.indirect_symbol _ffi_closure_SYSV_inner
hlt ; hlt ; hlt ; hlt ; hlt
.section __TEXT,__eh_frame,coalesced,no_toc+strip_static_syms+live_support
EH_frame1:
.set L$set$0,LECIE1-LSCIE1
.long L$set$0
LSCIE1:
.long 0x0
.byte 0x1
.ascii "zR\0"
.byte 0x1
.byte 0x7c
.byte 0x8
.byte 0x1
.byte 0x10
.byte 0xc
.byte 0x5
.byte 0x4
.byte 0x88
.byte 0x1
.align 2
LECIE1:
.globl _ffi_call_SYSV.eh
_ffi_call_SYSV.eh:
LSFDE1:
.set L$set$1,LEFDE1-LASFDE1
.long L$set$1
LASFDE1:
.long LASFDE1-EH_frame1
.long LFB1-.
.set L$set$2,LFE1-LFB1
.long L$set$2
.byte 0x0
.byte 0x4
.set L$set$3,LCFI0-LFB1
.long L$set$3
.byte 0xe
.byte 0x8
.byte 0x84
.byte 0x2
.byte 0x4
.set L$set$4,LCFI1-LCFI0
.long L$set$4
.byte 0xd
.byte 0x4
.align 2
LEFDE1:
.globl _ffi_closure_SYSV.eh
_ffi_closure_SYSV.eh:
LSFDE2:
.set L$set$5,LEFDE2-LASFDE2
.long L$set$5
LASFDE2:
.long LASFDE2-EH_frame1
.long LFB2-.
.set L$set$6,LFE2-LFB2
.long L$set$6
.byte 0x0
.byte 0x4
.set L$set$7,LCFI2-LFB2
.long L$set$7
.byte 0xe
.byte 0x8
.byte 0x84
.byte 0x2
.byte 0x4
.set L$set$8,LCFI3-LCFI2
.long L$set$8
.byte 0xd
.byte 0x4
.align 2
LEFDE2:
#if !FFI_NO_RAW_API
.globl _ffi_closure_raw_SYSV.eh
_ffi_closure_raw_SYSV.eh:
LSFDE3:
.set L$set$10,LEFDE3-LASFDE3
.long L$set$10
LASFDE3:
.long LASFDE3-EH_frame1
.long LFB3-.
.set L$set$11,LFE3-LFB3
.long L$set$11
.byte 0x0
.byte 0x4
.set L$set$12,LCFI4-LFB3
.long L$set$12
.byte 0xe
.byte 0x8
.byte 0x84
.byte 0x2
.byte 0x4
.set L$set$13,LCFI5-LCFI4
.long L$set$13
.byte 0xd
.byte 0x4
.byte 0x4
.set L$set$14,LCFI6-LCFI5
.long L$set$14
.byte 0x85
.byte 0x3
.align 2
LEFDE3:
#endif
#endif /* ifndef __x86_64__ */
#endif /* defined __i386__ */
|
aadityakanjolia4/score-dynamic-island
| 11,660
|
fetch score/Pythond/Modules/_ctypes/libffi_osx/x86/darwin64.S
|
/* -----------------------------------------------------------------------
darwin64.S - Copyright (c) 2006 Free Software Foundation, Inc.
derived from unix64.S
x86-64 Foreign Function Interface for Darwin.
Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
``Software''), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:
The above copyright notice and this permission notice shall be included
in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED ``AS IS'', WITHOUT WARRANTY OF ANY KIND, EXPRESS
OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY CLAIM, DAMAGES OR
OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
OTHER DEALINGS IN THE SOFTWARE.
----------------------------------------------------------------------- */
#ifdef __x86_64__
#define LIBFFI_ASM
#include <fficonfig.h>
#include <ffi.h>
.file "darwin64.S"
.text
/* ffi_call_unix64 (void *args, unsigned long bytes, unsigned flags,
void *raddr, void (*fnaddr)());
Bit o trickiness here -- ARGS+BYTES is the base of the stack frame
for this function. This has been allocated by ffi_call. We also
deallocate some of the stack that has been alloca'd. */
.align 3
.globl _ffi_call_unix64
_ffi_call_unix64:
LUW0:
movq (%rsp), %r10 /* Load return address. */
movq %rdi, %r12 /* Save a copy of the register area. */
leaq (%rdi, %rsi), %rax /* Find local stack base. */
movq %rdx, (%rax) /* Save flags. */
movq %rcx, 8(%rax) /* Save raddr. */
movq %rbp, 16(%rax) /* Save old frame pointer. */
movq %r10, 24(%rax) /* Relocate return address. */
movq %rax, %rbp /* Finalize local stack frame. */
LUW1:
/* movq %rdi, %r10 // Save a copy of the register area. */
movq %r12, %r10
movq %r8, %r11 /* Save a copy of the target fn. */
movl %r9d, %eax /* Set number of SSE registers. */
/* Load up all argument registers. */
movq (%r10), %rdi
movq 8(%r10), %rsi
movq 16(%r10), %rdx
movq 24(%r10), %rcx
movq 32(%r10), %r8
movq 40(%r10), %r9
testl %eax, %eax
jnz Lload_sse
Lret_from_load_sse:
/* Deallocate the reg arg area. */
leaq 176(%r10), %rsp
/* Call the user function. */
call *%r11
/* Deallocate stack arg area; local stack frame in redzone. */
leaq 24(%rbp), %rsp
movq 0(%rbp), %rcx /* Reload flags. */
movq 8(%rbp), %rdi /* Reload raddr. */
movq 16(%rbp), %rbp /* Reload old frame pointer. */
LUW2:
/* The first byte of the flags contains the FFI_TYPE. */
movzbl %cl, %r10d
leaq Lstore_table(%rip), %r11
movslq (%r11, %r10, 4), %r10
addq %r11, %r10
jmp *%r10
Lstore_table:
.long Lst_void-Lstore_table /* FFI_TYPE_VOID */
.long Lst_sint32-Lstore_table /* FFI_TYPE_INT */
.long Lst_float-Lstore_table /* FFI_TYPE_FLOAT */
.long Lst_double-Lstore_table /* FFI_TYPE_DOUBLE */
.long Lst_ldouble-Lstore_table /* FFI_TYPE_LONGDOUBLE */
.long Lst_uint8-Lstore_table /* FFI_TYPE_UINT8 */
.long Lst_sint8-Lstore_table /* FFI_TYPE_SINT8 */
.long Lst_uint16-Lstore_table /* FFI_TYPE_UINT16 */
.long Lst_sint16-Lstore_table /* FFI_TYPE_SINT16 */
.long Lst_uint32-Lstore_table /* FFI_TYPE_UINT32 */
.long Lst_sint32-Lstore_table /* FFI_TYPE_SINT32 */
.long Lst_int64-Lstore_table /* FFI_TYPE_UINT64 */
.long Lst_int64-Lstore_table /* FFI_TYPE_SINT64 */
.long Lst_struct-Lstore_table /* FFI_TYPE_STRUCT */
.long Lst_int64-Lstore_table /* FFI_TYPE_POINTER */
.text
.align 3
Lst_void:
ret
.align 3
Lst_uint8:
movzbq %al, %rax
movq %rax, (%rdi)
ret
.align 3
Lst_sint8:
movsbq %al, %rax
movq %rax, (%rdi)
ret
.align 3
Lst_uint16:
movzwq %ax, %rax
movq %rax, (%rdi)
.align 3
Lst_sint16:
movswq %ax, %rax
movq %rax, (%rdi)
ret
.align 3
Lst_uint32:
movl %eax, %eax
movq %rax, (%rdi)
.align 3
Lst_sint32:
cltq
movq %rax, (%rdi)
ret
.align 3
Lst_int64:
movq %rax, (%rdi)
ret
.align 3
Lst_float:
movss %xmm0, (%rdi)
ret
.align 3
Lst_double:
movsd %xmm0, (%rdi)
ret
Lst_ldouble:
fstpt (%rdi)
ret
.align 3
Lst_struct:
leaq -20(%rsp), %rsi /* Scratch area in redzone. */
/* We have to locate the values now, and since we don't want to
write too much data into the user's return value, we spill the
value to a 16 byte scratch area first. Bits 8, 9, and 10
control where the values are located. Only one of the three
bits will be set; see ffi_prep_cif_machdep for the pattern. */
movd %xmm0, %r10
movd %xmm1, %r11
testl $0x100, %ecx
cmovnz %rax, %rdx
cmovnz %r10, %rax
testl $0x200, %ecx
cmovnz %r10, %rdx
testl $0x400, %ecx
cmovnz %r10, %rax
cmovnz %r11, %rdx
movq %rax, (%rsi)
movq %rdx, 8(%rsi)
/* Bits 12-31 contain the true size of the structure. Copy from
the scratch area to the true destination. */
shrl $12, %ecx
rep movsb
ret
/* Many times we can avoid loading any SSE registers at all.
It's not worth an indirect jump to load the exact set of
SSE registers needed; zero or all is a good compromise. */
.align 3
LUW3:
Lload_sse:
movdqa 48(%r10), %xmm0
movdqa 64(%r10), %xmm1
movdqa 80(%r10), %xmm2
movdqa 96(%r10), %xmm3
movdqa 112(%r10), %xmm4
movdqa 128(%r10), %xmm5
movdqa 144(%r10), %xmm6
movdqa 160(%r10), %xmm7
jmp Lret_from_load_sse
LUW4:
.align 3
.globl _ffi_closure_unix64
_ffi_closure_unix64:
LUW5:
/* The carry flag is set by the trampoline iff SSE registers
are used. Don't clobber it before the branch instruction. */
leaq -200(%rsp), %rsp
LUW6:
movq %rdi, (%rsp)
movq %rsi, 8(%rsp)
movq %rdx, 16(%rsp)
movq %rcx, 24(%rsp)
movq %r8, 32(%rsp)
movq %r9, 40(%rsp)
jc Lsave_sse
Lret_from_save_sse:
movq %r10, %rdi
leaq 176(%rsp), %rsi
movq %rsp, %rdx
leaq 208(%rsp), %rcx
call _ffi_closure_unix64_inner
/* Deallocate stack frame early; return value is now in redzone. */
addq $200, %rsp
LUW7:
/* The first byte of the return value contains the FFI_TYPE. */
movzbl %al, %r10d
leaq Lload_table(%rip), %r11
movslq (%r11, %r10, 4), %r10
addq %r11, %r10
jmp *%r10
Lload_table:
.long Lld_void-Lload_table /* FFI_TYPE_VOID */
.long Lld_int32-Lload_table /* FFI_TYPE_INT */
.long Lld_float-Lload_table /* FFI_TYPE_FLOAT */
.long Lld_double-Lload_table /* FFI_TYPE_DOUBLE */
.long Lld_ldouble-Lload_table /* FFI_TYPE_LONGDOUBLE */
.long Lld_int8-Lload_table /* FFI_TYPE_UINT8 */
.long Lld_int8-Lload_table /* FFI_TYPE_SINT8 */
.long Lld_int16-Lload_table /* FFI_TYPE_UINT16 */
.long Lld_int16-Lload_table /* FFI_TYPE_SINT16 */
.long Lld_int32-Lload_table /* FFI_TYPE_UINT32 */
.long Lld_int32-Lload_table /* FFI_TYPE_SINT32 */
.long Lld_int64-Lload_table /* FFI_TYPE_UINT64 */
.long Lld_int64-Lload_table /* FFI_TYPE_SINT64 */
.long Lld_struct-Lload_table /* FFI_TYPE_STRUCT */
.long Lld_int64-Lload_table /* FFI_TYPE_POINTER */
.text
.align 3
Lld_void:
ret
.align 3
Lld_int8:
movzbl -24(%rsp), %eax
ret
.align 3
Lld_int16:
movzwl -24(%rsp), %eax
ret
.align 3
Lld_int32:
movl -24(%rsp), %eax
ret
.align 3
Lld_int64:
movq -24(%rsp), %rax
ret
.align 3
Lld_float:
movss -24(%rsp), %xmm0
ret
.align 3
Lld_double:
movsd -24(%rsp), %xmm0
ret
.align 3
Lld_ldouble:
fldt -24(%rsp)
ret
.align 3
Lld_struct:
/* There are four possibilities here, %rax/%rdx, %xmm0/%rax,
%rax/%xmm0, %xmm0/%xmm1. We collapse two by always loading
both rdx and xmm1 with the second word. For the remaining,
bit 8 set means xmm0 gets the second word, and bit 9 means
that rax gets the second word. */
movq -24(%rsp), %rcx
movq -16(%rsp), %rdx
movq -16(%rsp), %xmm1
testl $0x100, %eax
cmovnz %rdx, %rcx
movd %rcx, %xmm0
testl $0x200, %eax
movq -24(%rsp), %rax
cmovnz %rdx, %rax
ret
/* See the comment above Lload_sse; the same logic applies here. */
.align 3
LUW8:
Lsave_sse:
movdqa %xmm0, 48(%rsp)
movdqa %xmm1, 64(%rsp)
movdqa %xmm2, 80(%rsp)
movdqa %xmm3, 96(%rsp)
movdqa %xmm4, 112(%rsp)
movdqa %xmm5, 128(%rsp)
movdqa %xmm6, 144(%rsp)
movdqa %xmm7, 160(%rsp)
jmp Lret_from_save_sse
LUW9:
.section __TEXT,__eh_frame,coalesced,no_toc+strip_static_syms+live_support
EH_frame1:
.set L$set$0,LECIE1-LSCIE1 /* CIE Length */
.long L$set$0
LSCIE1:
.long 0x0 /* CIE Identifier Tag */
.byte 0x1 /* CIE Version */
.ascii "zR\0" /* CIE Augmentation */
.byte 0x1 /* uleb128 0x1; CIE Code Alignment Factor */
.byte 0x78 /* sleb128 -8; CIE Data Alignment Factor */
.byte 0x10 /* CIE RA Column */
.byte 0x1 /* uleb128 0x1; Augmentation size */
.byte 0x10 /* FDE Encoding (pcrel sdata4) */
.byte 0xc /* DW_CFA_def_cfa, %rsp offset 8 */
.byte 0x7 /* uleb128 0x7 */
.byte 0x8 /* uleb128 0x8 */
.byte 0x90 /* DW_CFA_offset, column 0x10 */
.byte 0x1
.align 3
LECIE1:
.globl _ffi_call_unix64.eh
_ffi_call_unix64.eh:
LSFDE1:
.set L$set$1,LEFDE1-LASFDE1 /* FDE Length */
.long L$set$1
LASFDE1:
.long LASFDE1-EH_frame1 /* FDE CIE offset */
.quad LUW0-. /* FDE initial location */
.set L$set$2,LUW4-LUW0 /* FDE address range */
.quad L$set$2
.byte 0x0 /* Augmentation size */
.byte 0x4 /* DW_CFA_advance_loc4 */
.set L$set$3,LUW1-LUW0
.long L$set$3
/* New stack frame based off rbp. This is an itty bit of unwind
trickery in that the CFA *has* changed. There is no easy way
to describe it correctly on entry to the function. Fortunately,
it doesn't matter too much since at all points we can correctly
unwind back to ffi_call. Note that the location to which we
moved the return address is (the new) CFA-8, so from the
perspective of the unwind info, it hasn't moved. */
.byte 0xc /* DW_CFA_def_cfa, %rbp offset 32 */
.byte 0x6
.byte 0x20
.byte 0x80+6 /* DW_CFA_offset, %rbp offset 2*-8 */
.byte 0x2
.byte 0xa /* DW_CFA_remember_state */
.byte 0x4 /* DW_CFA_advance_loc4 */
.set L$set$4,LUW2-LUW1
.long L$set$4
.byte 0xc /* DW_CFA_def_cfa, %rsp offset 8 */
.byte 0x7
.byte 0x8
.byte 0xc0+6 /* DW_CFA_restore, %rbp */
.byte 0x4 /* DW_CFA_advance_loc4 */
.set L$set$5,LUW3-LUW2
.long L$set$5
.byte 0xb /* DW_CFA_restore_state */
.align 3
LEFDE1:
.globl _ffi_closure_unix64.eh
_ffi_closure_unix64.eh:
LSFDE3:
.set L$set$6,LEFDE3-LASFDE3 /* FDE Length */
.long L$set$6
LASFDE3:
.long LASFDE3-EH_frame1 /* FDE CIE offset */
.quad LUW5-. /* FDE initial location */
.set L$set$7,LUW9-LUW5 /* FDE address range */
.quad L$set$7
.byte 0x0 /* Augmentation size */
.byte 0x4 /* DW_CFA_advance_loc4 */
.set L$set$8,LUW6-LUW5
.long L$set$8
.byte 0xe /* DW_CFA_def_cfa_offset */
.byte 208,1 /* uleb128 208 */
.byte 0xa /* DW_CFA_remember_state */
.byte 0x4 /* DW_CFA_advance_loc4 */
.set L$set$9,LUW7-LUW6
.long L$set$9
.byte 0xe /* DW_CFA_def_cfa_offset */
.byte 0x8
.byte 0x4 /* DW_CFA_advance_loc4 */
.set L$set$10,LUW8-LUW7
.long L$set$10
.byte 0xb /* DW_CFA_restore_state */
.align 3
LEFDE3:
.subsections_via_symbols
#endif /* __x86_64__ */
|
AaronJThompson/unclad
| 3,310
|
kernel/src/ap_boot.s
|
# Fully Relocatable x86_64 Long Mode Trampoline
.intel_syntax noprefix
.org 0
.section .text
.global trampoline_start
.global trampoline_end
.global entry_point
.global stack_pointer
.global page_table_l4
.code16
trampoline_start:
# Capture the current location using Intel syntax call
mov eax, cs
call get_rip
.align 8
entry_point: .8byte 0 # 64-bit entry point to jump to
stack_pointer: .8byte 0 # 64-bit stack pointer to use
page_table_l4: .4byte 0 # Physical address of PML4 table
jump_holder: .4byte 0 # Placeholder for jump address
.set ip_offset, get_rip - trampoline_start
get_rip:
# EAX contains reset vector
# EBX will be used to store the base address
# Calculate base address
xor ebx, ebx
mov ebx, eax
shl ebx, 4
xor eax, eax
mov [base_address], ebx # Store base address for later use
# Disable interrupts
cli
# A20 line enable
in al, 0x92
or al, 2
out 0x92, al
# Dynamically calculate GDT descriptor
lea eax, [ebx + gdt_descriptor]
mov [gdt_dynamic_address], eax
# Load dynamically calculated GDT
lgdt [gdt_dynamic_address]
# Enable Protected Mode
mov eax, cr0
or eax, 1
mov cr0, eax
# Relative far jump to protected mode
jmp cs:protected_mode_entry
; call compute_far_jump
; # Dynamic far jump computation
; compute_far_jump:
; pop ax # Return address
; lea eax, [protected_mode_entry]
.code32
protected_mode_entry:
# Set up segments
hlt
hlt
# BUG: Something is wrong here
mov ax, 0x10
mov ds, ax
mov es, ax
mov fs, ax
mov gs, ax
mov ss, ax
hlt
hlt
# Enable PAE
mov eax, cr4
or eax, (1 << 5) # PAE bit
mov cr4, eax
# BUG: Could have a problem here, jumps after paging could be incorrect
mov eax, cr0
or eax, 0x80000000 # Paging Enable
mov cr0, eax
hlt
hlt
# Prepare for long mode entry
jmp cs:long_mode_entry
compute_long_mode_jump:
pop eax # Return address
push 0x08 # Code segment selector
mov ebx, [base_address]
lea eax, [ebx + long_mode_entry]
push eax
retf # Far return performs the jump
.code64
long_mode_entry:
hlt
hlt
hlt
# Enable long mode MSR
mov ecx, 0xC0000080 # EFER MSR
rdmsr
or eax, (1 << 8) # Long Mode Enable
wrmsr
# Enable paging
# Set up 64-bit segments
xor rax, rax
mov ax, 0x10
mov ds, ax
mov es, ax
mov fs, ax
mov gs, ax
mov ss, ax
# Load configuration
mov rsp, [ebx + stack_pointer]
# Maybe LEA entry point?
lea rax, [ebx + entry_point]
call rax
# Halt if entry point returns
cli
hlt
.align 8
base_address: .2byte 0
# Dynamically computed GDT
gdt_start:
.quad 0x0000000000000000 # Null descriptor
.quad 0x00AF9A000000FFFF # 64-bit Code Segment
.quad 0x00AF92000000FFFF # 64-bit Data Segment
gdt_end:
# Dynamic GDT descriptor
gdt_dynamic_address: .4byte 0
gdt_descriptor:
.word gdt_end - gdt_start - 1 # GDT size
.quad 0 # Placeholder for base (will be filled dynamically)
small_stack:
.space 4096 # 4KB stack space
trampoline_end:
|
aboelmakarem/marrakech
| 4,493
|
src/asm/boot.s
|
# Marrakech OS
# Ahmed Hussein (amhussein4@gmail.com)
# February 13th 2024
# Generate RISC-V 32-bit, not compressed, instructions
.option norvc
# Define a special text section for the boot code
.section .text.boot
# Make start symbol global
.global start
start:
# Initialize all machine and supervisor mode status registers
# for all harts in the system
# 1. zero (m/s)tval, (m/s)cause and (m/s)scratch
csrw mtval,zero
csrw stval,zero
csrw mcause,zero
csrw scause,zero
csrw mscratch,zero
csrw sscratch,zero
# 2. Do not modify any of the event counters or the type of
# the events they count. The following registers
# mcycle, minstret, mhpmcounter3 --> mhpmcounter31,
# mhpmevent3 --> mhpmevent31, cycle, time, instret,
# hpmcounter3 --> hpmcounter31
# 3. Allow all counters to run by disabling all counter
# inhibitions
#csrw mcountinhibit, zero
# 4. Enable supervisor mode to read time and instret
# counters only
li t0,0x07
csrw mcounteren,t0
# 5. Enable user mode to read time, cycle and instret
# counters only
csrw scounteren,t0
# 6. Clear and forget about all pending interrupts
csrw mip,zero
csrw sip,zero
# 7. Clear page table base address register
csrw satp,zero
# 8. Delegate all exceptions and interrupts to supervisor mode
# for all harts
li t1,0xffff
csrw mideleg,t1
csrw medeleg,t1
# 9. Set the machine mode trap vector location and use the
# same location for supervisor mode trap vector
la t2,trap_location
csrw mtvec,t2
csrw stvec,t2
# 10. Set machine and supervisor mode return addresses to zero for now
# this will be updated below for hart 0
csrw mepc,zero
csrw sepc,zero
# Hart 0 will be designated to take all external
# interrupts in addition to its timer and software
# interrupts while other harts will handle their software
# and timer interrupts. This will be set on a per-hart
# basis below.
# Store the hart ID in t0
csrr t0,mhartid
# If this is not core 0, sleep
bnez t0,non_zero_sleep
# The following runs on hart 0 only
# push the current options stack
.option push
# Do not relax instructions when loading global pointer.
# This way, addresses in instructions are not calculated
# based on a datum value in global pointer which still
# has not been set yet.
.option norelax
# load the address at global_pointer to register gp
# global_pointer is an address that is defined in the
# linker script. The global_pointer points to the end
# of the text section of the program
la gp,global_pointer
# pop back the options stack (get rid of last option)
.option pop
# Zero-out all BSS section. The symbols bss_start and
# bss_end are defined in the linker script and they
# point to the beginning and end of bss section
la a0,bss_start
la a1,bss_end
bgeu a0,a1,configure_hart
# loop over all bytes in BSS and set them to zero
bss_clear_loop:
# write zero to the double word pointed to by the
# address in a0
sd zero,(a0)
# move to the next double word
addi a0,a0,8
# iterate
bltu a0,a1,bss_clear_loop
configure_hart:
# Initialize all control registers
# Set stack pointer
la sp,kernel_stack_end
# Set machine mode status
# bits 11 and 12: machine privilege level
# bit 7: machine mode past interrupt enabled
# bit 3: machine mode current interrupt enabled
li t2,0x1888
csrw mstatus,t2
# Set supervisor mode status to user-level and no interrupt
# handling for now
csrw sstatus,zero
# Overwrite the address in mepc by the address of the
# kernel entry point and use mret to return to it
la t0,kernel_main
csrw mepc,t0
# Enable all traps in mie (timer, software and external)
# for machine mode, this requires setting bits 3, 7 and 11
# in mie register
li t2,0x0888
csrw mie,t2
csrw sie,t2
# Upon executing mret below, the control will go to the
# kernel and will never come back. Set the return address
# to the sleep section below to have something to return
# to but it will never be used.
la ra,non_zero_sleep
mret
non_zero_sleep:
# Set machine mode status to user privilege level and disable all
# previous and current interrupt handling for non-zero harts. Apply
# the same settings to supervisor mode.
csrw mstatus,zero
csrw sstatus,zero
# Enable software exceptions and disable all
# external and timer interrupts for non-zero harts
li t2,0x06
csrw mie,t2
csrw sie,t2
# zero machine mode return address
csrw mepc,zero
# Sleep until woken up by an interrupt from another core
wfi
j non_zero_sleep
|
Aclios/Jiten-Tools
| 5,987
|
asm/hacks.S
|
.nds
.relativeinclude off
.open "_project/new/rom/arm9/arm9.bin", 0
.orga 0
.headersize 0x2000000
; Char per line -> pixel per line + change r11 purpose
.org 0x204059C :: add r10, r10, #1
.org 0x20405A0 :: mov r8, r10, lsl#8
.org 0x20405A8 :: cmp r10, #8
; 1 byte per character instead of 2; use the second one as the character width
.org 0x2040630 :: ldrb r1, [r4] ; load character
.org 0x2040634 :: add r4, r4, #1 ; next character
.org 0x2040648 :: ldrb r6, [r3] ; load the font
.org 0x204064C :: b #0x2092100 ; Hook for 92100
; Load width from the modified font
.org 0x2092100
.area 0x100, 0
cmp r1, r6
moveq r2, #1
ldrsb r11, [r3, #1] ; load the width
beq #0x2040668
ldrsb r6, [r3, #2]
add r3, r3, #2
add r0, r0, #2
b #0x2040660
.endarea
; Hooks + add width instead of 1
.org 0x20406F8 :: add r0, r0, #0
.org 0x2040700 :: mov r2, r11
.org 0x2040708 :: bl #0x2092200 ; new glyph loading
.org 0x204070c :: add r0, r0, #0x100
.org 0x204071c :: add r1, r2 , r1
.org 0x2040720 :: add r0, r0, #0
.org 0x2040724 :: mov r2, r11
.org 0x2040728 :: bl #0x2092200 ; new glyph loading
.org 0x204072C :: bl #0x2092500
.org 0x2092500
.area 0x50, 0
add r8, r8, r11 ; add width
cmp r5, #0
ldrne r2, [PC, #0x10]
addne r2, r2, r9, lsl#5
ldrneh r0, [r2, #0x18] ; hitbox width
addne r0, r0, r11
strneh r0, [r2, #0x18] ; hitbox width
bx lr
dcd 0x2300000
.endarea
; New font routine
.org 0x2092200
.area 0x100, 0
stmfd sp!, {r3, r4, r6, r7, r9}
mov r2, #0 ; x font iterator
mov r6, #0 ; y font iterator
mov r12, r0 ; ram pointer
add r9, r8, r2 ; x canva pos
mov r4, r9, lsr#10 ; mod 1024
sub r7, r9, r4, lsl#10
add r12, r12, r4, lsl#13 ; line 4
mov r4, r7, lsr#8 ; mod 256
sub r7, r7, r4, lsl#8
add r12, r12, r4, lsl#9 ; next line
mov r4, r7, lsr#6 ; mod 64
sub r7, r7, r4, lsl#6
add r12, r12, r4, lsl#11 ; block line offset
mov r4, r7, lsr#3 ; mod 8
add r12, r12, r4, lsl#5 ; 8x8 block offset
sub r7, r7, r4, lsl#3
mov r4, r7, lsr#1
add r12, r12, r4 ; x offset
add r12, r12, r6, lsl#2 ; y offset
ldrsb r3, [r1] ; read 1 byte (2 pixels)
tst r2, #1 ; is r2 odd
moveq r3, r3, lsr#4 ; if so, we get the second pixel from the byte
andne r3, r3, 0xF ; otherwise, we get the first pixel of the byte
add r7, r5, #1
mul r3, r3, r7 ; coloring
tst r9, #1 ; is r9 odd
streqb r3, [r12] ; write in the RAM (first pixel)
ldrneb r7, [r12]
addne r3, r7, r3, lsl#4
strneb r3, [r12] ; write in the RAM (second pixel)
add r2, r2, #1 ; we read 1 pixel
tst r2, #1
addne r1, r1, #1 ; go to next byte if we read the 2 pixels of the previous one
cmp r2, 0x7 ; check if we read the full line of the first 8x8 tile
addeq r1, r1, 0x1C ; go to the same line of the second tile
cmp r2, 0xF ; check if we read the 2nd 8x8 tile line
addeq r6, r6, #1 ; increase line
subeq r1, r1, 0x20 ; go to the first pixel of the line
moveq r2, #0 ; reset r2
cmp r6, #8 ; check if we read the 8 lines
bne #0x209220C ; loop
ldmfd sp!, {r3, r4, r6, r7, r9}
bx lr
.endarea
; new routine for jump between pages -> flexible hitbox
.org 0x2031264 :: ldr r2, [r5, 0x30] ; metadata line idx
.org 0x2031268 :: ldr r0, [PC, 0x11C] ; 0x2023000
.org 0x203126C :: add r0, r0, r2, lsl#4
.org 0x2031270 :: ldrh r2, [r0, 0x16] ; x coord
.org 0x2031274 :: str r2, [SP]
.org 0x2031278 :: ldrh r2, [r0, 0x14] ; y coord
.org 0x203127C :: str r2, [SP, #4]
.org 0x2031280 :: ldrh r2, [r0, 0x18] ; hitbox width
.org 0x2031284 :: str r2, [SP, #8]
.org 0x2031288 :: mov r2, 0x10 ; hitbox height
.org 0x203128C :: str r2, [SP, #0xC]
.org 0x2031290 :: add r0, SP, #0
.org 0x2031294 :: b 0x203129C
.org 0x20405E0 :: b 0x2092450
.org 0x2040688 :: cmp r5, #0
.org 0x2040694 :: beq 0x20406E8
.org 0x2092450
.area 0x50, 0
cmp r5, #0
moveq r5, #1
movne r5, #0
addne r9, r9, #1
bne 0x2040730
b 0x20405EC
.endarea
.org 0x20406C0 :: b #0x2092400
.org 0x2092400
.area 0x50, 0
stmfd sp!, {r4, r7}
add r2, r2, r9, lsl#5
str r0, [r2]
mov r5, r0 ; = 1 if page not read ( = red), 2 if page have been read (= blue)
mov r0, r8, lsr#8 ; line count
mov r7, #0x18 ; text y offset
mov r4, #0x10 ; line
mla r0, r0, r4, r7 ; y coord top left of hitbox
ldrh r7, [r2, #0x14] ; y start of hitbox
cmp r7, 0 ; y start of hitbox
streqh r0, [r2, #0x14] ; y start of hitbox
and r0, r8, #0xff ; x pos
mov r7, #0x14 ; text x offset
add r0, r0, r7 ; x coord top left of hitbox
ldrh r7, [r2, #0x16]
cmp r7, 0
streqh r0, [r2, #0x16] ; x start of hitbox
ldmfd sp!, {r4, r7}
b #0x20406C8
.endarea
; -------------------------------------------------------------
; openings & credits
.org 0x202F064 :: mov r0, #0xe
.org 0x202F070 :: mov r1, #0xc
.org 0x202EEEC :: b #0x2092320
.org 0x2092320
.area 0x30, 0
ldreqb r7, [r1, #2] ; width
ldreq r12, [PC, #0x10]
streqb r7, [r12, #0x3A] ; store width
beq 0x202EF00
ldrsb r3, [r1, #3]
add r1, r1, #3
b 0x202EEF4
dcd 0x2182DA8
.endarea
.org 0x202F074 :: b 0x2092370
.org 0x2092370
.area 0x20, 0
ldrh r5, [r2, #0x38] ; x offset
ldrb r0, [r2, #0x3A] ; width
add r4, r5, r4
add r5, r5, r0
strh r5, [r2, #0x38]
b 0x202F078
.endarea
; code 8 (carriage return)
.org 0x202E2E4 :: b 0x2092390
.org 0x2092390
.area 0x10, 0
mov r2, 0
strh r2, [r4, #0x38] ; reset x offset
b 0x202E2E8
.endarea
; reset x offset when the window is cleared (code 7)
.org 0x202E28C :: b 0x20923A0
.org 0x20923A0
.area 0x10, 0
strh r3, [r4, #0x38] ; reset x offset
strb r3, [r4, #0x20] ; reset char count
b 0x202E290
.endarea
;.org 0x202EE34 :: add r6, r8, r9, lsl#5
.org 0x202F0B8 :: dcd 0x2260000
;.org 0x202F0D4 :: dcd 0x2183F10
;.org 0x202F0D8 :: dcd 0x2183F12
;.org 0x202F0DC :: dcd 0x2183F08
;.org 0x202F0E0 :: dcd 0x2183F0C
.close
|
Aclios/Jiten-Tools
| 2,492
|
asm/oam.S
|
.nds
.relativeinclude off
.open "_project/new/rom/arm9/arm9.bin", 0
.orga 0
.headersize 0x2000000
.area 0xD8CA4
; write offsets for text canva OAMs tiling
.org 0x203115C :: mov r1, #0x40 ; x offset of the next OAM
.org 0x2031164 :: add r1, r1, 0x14 ; text x offset (unchanged)
.org 0x2031178 :: mov r0, #0x40 ; y offset of the next OAM
.org 0x2031180 :: add r0, r0, 0x18 ; text y offset
.org 0x2031280 :: mov r2, 0x40
; case summaries
.org 0x20CDDD0 :: dcd 0x4 ; 4 tiles in width
.org 0x20CDDD8 :: dcd 0x3 ; 64x64
.org 0x20CDDF8 :: dcd 0x338 ; tiles
.org 0x20CDE00 :: dcd 0x4 ; 4 tiles in width
.org 0x20CDE08 :: dcd 0x3 ; 64x64
; deactivate unused character oams
.org 0x20CDE30 :: dcd 0
.org 0x20CDE60 :: dcd 0
.org 0x20CDE90 :: dcd 0
; expand the text container background
.org 0x20CDEB0 :: dcd 0x10 ; x
.org 0x20CDEB4 :: dcd 0x5C ; y
.org 0x20CDEB8 :: dcd 0x238 ; tiles
.org 0x20CDEBC :: dcd 0x8 ; palette
.org 0x20CDEC0 :: dcd 0x4 ; count
.org 0x20CDEC8 :: dcd 0x3 ; 64x64
.org 0x20CDED4 :: dcd 0x2027AC0 ; code
.org 0x20CDEE4 :: dcd 0x14 ; y
; people
.org 0x2094C10 :: dcd 0x300 ; move script in memory
.org 0x2094C18 :: dcd 0x4
.org 0x2094C20 :: dcd 0x3
.org 0x2094C40 :: dcd 0x380 ; move script in memory
.org 0x2094C48 :: dcd 0x4
.org 0x2094C50 :: dcd 0x3
.org 0x2094C78 :: dcd 0
.org 0x2094CA8 :: dcd 0
.org 0x2094CD8 :: dcd 0
.org 0x2094CF8 :: dcd 0x10
.org 0x2094CFC :: dcd 0x5C
.org 0x2094D00 :: dcd 0x228
.org 0x2094D04 :: dcd 0x4
.org 0x2094D08 :: dcd 0x4
.org 0x2094D10 :: dcd 0x3
.org 0x2094D1C :: dcd 0x2027AC0
.org 0x2094D2C :: dcd 0x14
; places
.org 0x2093410 :: dcd 0x4
.org 0x2093418 :: dcd 0x3
.org 0x2093438 :: dcd 0x358
.org 0x2093440 :: dcd 0x4
.org 0x2093448 :: dcd 0x3
.org 0x2093470 :: dcd 0
.org 0x20934A0 :: dcd 0
.org 0x20934D0 :: dcd 0
.org 0x20934F0 :: dcd 0x10
.org 0x20934F4 :: dcd 0x5C
.org 0x20934F8 :: dcd 0x258
.org 0x20934FC :: dcd 0x8
.org 0x2093500 :: dcd 0x4
.org 0x2093508 :: dcd 0x3
.org 0x2093514 :: dcd 0x2027AC0
.org 0x2093524 :: dcd 0x14
; evidences
.org 0x20CE9BC :: dcd 0x4
.org 0x20CE9C4 :: dcd 0x3
.org 0x20CE9E4 :: dcd 0x338
.org 0x20CE9EC :: dcd 0x4
.org 0x20CE9F4 :: dcd 0x3
.org 0x20CEA1C :: dcd 0
.org 0x20CEA4C :: dcd 0
.org 0x20CEA7C :: dcd 0
.org 0x20CEAAC :: dcd 0
.org 0x20CEA9C :: dcd 0x10
.org 0x20CEAA0 :: dcd 0x5C
.org 0x20CEAA4 :: dcd 0x238
.org 0x20CEAA8 :: dcd 0x8
.org 0x20CEAAC :: dcd 0x4
.org 0x20CEAB4 :: dcd 0x3
.org 0x20CEAC0 :: dcd 0x2027AC0
.org 0x20CEAD0 :: dcd 0x14
.endarea
.close
|
adamdjudge/rgb
| 5,145
|
ball.s
|
include "hardware.inc"
def SHADOW_OAM equ $c000
; Interrupt vector for the vertical blanking interrupt
section "vblank_interrupt", ROM0[$40]
jp _HRAM
; ROM entry point, which jumps past remaining header info to start code
section "header", ROM0[$100]
jp start
;*******************************************************************************
; Variables in work RAM
;*******************************************************************************
def dx equ $c100
def dy equ $c101
def time equ $c102
;*******************************************************************************
; Startup initialization code
;*******************************************************************************
section "main", ROM0[$150]
start:
di
; Disable audio
ld a, 0
ld [rNR52], a
; Wait for vblank before turning off the LCD
.wait_vblank:
ld a, [rLY]
cp a, 144
jr c, .wait_vblank
; Turn off the LCD
ld a, 0
ld [rLCDC], a
; Copy OAM DMA routine into HIRAM
ld hl, _HRAM
ld bc, do_oam_dma
ld d, do_oam_dma.end - do_oam_dma
call memcpy
; Load sprite tiles into VRAM
ld hl, _VRAM
ld bc, sprite_tiles
ld d, sprite_tiles.end - sprite_tiles
call memcpy
; Load background tiles into VRAM
ld hl, _VRAM9000
ld bc, bg_tiles
ld d, bg_tiles.end - bg_tiles
call memcpy
; Initialize background map
ld hl, _SCRN0
ld bc, SCRN_VX_B * SCRN_VY_B
call memclear
; Initialize shadow OAM
ld hl, SHADOW_OAM
ld bc, 4 * OAM_COUNT
call memclear
; Setup sprite 0 in OAM as the ball
ld a, 16
ld [SHADOW_OAM + OAMA_Y], a
ld a, 8
ld [SHADOW_OAM + OAMA_X], a
ld a, 1
ld [SHADOW_OAM + OAMA_TILEID], a
; Initialize variables
ld a, 1
ld [dx], a
ld [dy], a
ld a, 0
ld [time], a
; Set palettes
ld a, %11100100
ld [rBGP], a
ld [rOBP0], a
ld [rOBP1], a
; Turn on the LCD
ld a, LCDCF_ON | LCDCF_BGON | LCDCF_OBJON
ld [rLCDC], a
; Enable vblank interrupts
ld a, IEF_VBLANK
ld [rIE], a
ei
;*******************************************************************************
; Main game loop, which halts until vblank to run each iteration
;*******************************************************************************
main_loop:
halt
; Add dx to ball's x coordinate
.update_x:
ld a, [dx]
ld b, a
ld a, [SHADOW_OAM + OAMA_X]
add a, b
ld [SHADOW_OAM + OAMA_X], a
; Check for collisions with left or right of screen to negate dx
cp a, 8
jr z, .negate_dx
cp a, 160
jr z, .negate_dx
jr .update_y
.negate_dx:
ld a, [dx]
cpl
inc a
ld [dx], a
; Add dy to ball's y coordinate
.update_y:
ld a, [dy]
ld b, a
ld a, [SHADOW_OAM + OAMA_Y]
add a, b
ld [SHADOW_OAM + OAMA_Y], a
; Check for collisions with top or bottom of screen to negate dy
cp a, 16
jr z, .negate_dy
cp a, 152
jr z, .negate_dy
jr .check_scroll
.negate_dy:
ld a, [dy]
cpl
inc a
ld [dy], a
; If time variable is modulo 4, scroll the background
.check_scroll:
ld a, [time]
and a, $03
jr nz, .inc_time
ld a, [rSCX]
inc a
ld [rSCX], a
; Increment time variable
.inc_time:
ld a, [time]
inc a
ld [time], a
jr main_loop
;*******************************************************************************
; Helper function to copy memory from source, pointed to by bc, to destination,
; pointed to by hl, with length in d.
;*******************************************************************************
memcpy:
ld a, [bc]
ld [hl+], a
inc bc
dec d
jr nz, memcpy
ret
;*******************************************************************************
; Helper function to clear bytes in memory starting at hl with length bc.
;*******************************************************************************
memclear:
ld a, 0
ld [hl+], a
dec bc
ld a, b
or a, c
jr nz, memclear
ret
;*******************************************************************************
; Routine for copying the shadow OAM into the real OAM via DMA. It's copied into
; HIRAM during startup, since code that uses DMA needs to be there.
;*******************************************************************************
do_oam_dma:
; Write high byte of shadow OAM address to the DMA register
ld a, HIGH(SHADOW_OAM)
ldh [rDMA], a
; Wait exactly 160 cycles for DMA transfer to finish
ld a, 40
.loop
dec a
jr nz, .loop
reti
.end
;*******************************************************************************
; Sprite and background tile data
;*******************************************************************************
section "tiles", ROM0
sprite_tiles:
db $00, $00, $00, $00, $00, $00, $00, $00
db $00, $00, $00, $00, $00, $00, $00, $00
db $3C, $3C, $42, $7E, $8D, $F3, $85, $FB
db $81, $FF, $81, $FF, $42, $7E, $3C, $3C
.end
bg_tiles:
db $02, $00, $07, $00, $02, $00, $00, $00
db $20, $00, $70, $00, $20, $00, $00, $00
.end
|
aditya-narayana-sharma/nifty_dashboard
| 15,124
|
prophet_env/lib/python3.9/site-packages/prophet/stan_model/cmdstan-2.33.1/stan/lib/stan_math/lib/tbb_2020.3/src/tbb/ia64-gas/atomic_support.s
|
// Copyright (c) 2005-2020 Intel Corporation
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
// DO NOT EDIT - AUTOMATICALLY GENERATED FROM tools/generate_atomic/ipf_generate.sh
# 1 "<stdin>"
# 1 "<built-in>"
# 1 "<command line>"
# 1 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchadd1__TBB_full_fence#
.global __TBB_machine_fetchadd1__TBB_full_fence#
__TBB_machine_fetchadd1__TBB_full_fence:
{
mf
br __TBB_machine_fetchadd1acquire
}
.endp __TBB_machine_fetchadd1__TBB_full_fence#
.proc __TBB_machine_fetchadd1acquire#
.global __TBB_machine_fetchadd1acquire#
__TBB_machine_fetchadd1acquire:
ld1 r9=[r32]
;;
Retry_1acquire:
mov ar.ccv=r9
mov r8=r9;
add r10=r9,r33
;;
cmpxchg1.acq r9=[r32],r10,ar.ccv
;;
cmp.ne p7,p0=r8,r9
(p7) br.cond.dpnt Retry_1acquire
br.ret.sptk.many b0
# 49 "<stdin>"
.endp __TBB_machine_fetchadd1acquire#
# 62 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchstore1__TBB_full_fence#
.global __TBB_machine_fetchstore1__TBB_full_fence#
__TBB_machine_fetchstore1__TBB_full_fence:
mf
;;
xchg1 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore1__TBB_full_fence#
.proc __TBB_machine_fetchstore1acquire#
.global __TBB_machine_fetchstore1acquire#
__TBB_machine_fetchstore1acquire:
xchg1 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore1acquire#
# 88 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_cmpswp1__TBB_full_fence#
.global __TBB_machine_cmpswp1__TBB_full_fence#
__TBB_machine_cmpswp1__TBB_full_fence:
{
mf
br __TBB_machine_cmpswp1acquire
}
.endp __TBB_machine_cmpswp1__TBB_full_fence#
.proc __TBB_machine_cmpswp1acquire#
.global __TBB_machine_cmpswp1acquire#
__TBB_machine_cmpswp1acquire:
zxt1 r34=r34
;;
mov ar.ccv=r34
;;
cmpxchg1.acq r8=[r32],r33,ar.ccv
br.ret.sptk.many b0
.endp __TBB_machine_cmpswp1acquire#
// DO NOT EDIT - AUTOMATICALLY GENERATED FROM tools/generate_atomic/ipf_generate.sh
# 1 "<stdin>"
# 1 "<built-in>"
# 1 "<command line>"
# 1 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchadd2__TBB_full_fence#
.global __TBB_machine_fetchadd2__TBB_full_fence#
__TBB_machine_fetchadd2__TBB_full_fence:
{
mf
br __TBB_machine_fetchadd2acquire
}
.endp __TBB_machine_fetchadd2__TBB_full_fence#
.proc __TBB_machine_fetchadd2acquire#
.global __TBB_machine_fetchadd2acquire#
__TBB_machine_fetchadd2acquire:
ld2 r9=[r32]
;;
Retry_2acquire:
mov ar.ccv=r9
mov r8=r9;
add r10=r9,r33
;;
cmpxchg2.acq r9=[r32],r10,ar.ccv
;;
cmp.ne p7,p0=r8,r9
(p7) br.cond.dpnt Retry_2acquire
br.ret.sptk.many b0
# 49 "<stdin>"
.endp __TBB_machine_fetchadd2acquire#
# 62 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchstore2__TBB_full_fence#
.global __TBB_machine_fetchstore2__TBB_full_fence#
__TBB_machine_fetchstore2__TBB_full_fence:
mf
;;
xchg2 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore2__TBB_full_fence#
.proc __TBB_machine_fetchstore2acquire#
.global __TBB_machine_fetchstore2acquire#
__TBB_machine_fetchstore2acquire:
xchg2 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore2acquire#
# 88 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_cmpswp2__TBB_full_fence#
.global __TBB_machine_cmpswp2__TBB_full_fence#
__TBB_machine_cmpswp2__TBB_full_fence:
{
mf
br __TBB_machine_cmpswp2acquire
}
.endp __TBB_machine_cmpswp2__TBB_full_fence#
.proc __TBB_machine_cmpswp2acquire#
.global __TBB_machine_cmpswp2acquire#
__TBB_machine_cmpswp2acquire:
zxt2 r34=r34
;;
mov ar.ccv=r34
;;
cmpxchg2.acq r8=[r32],r33,ar.ccv
br.ret.sptk.many b0
.endp __TBB_machine_cmpswp2acquire#
// DO NOT EDIT - AUTOMATICALLY GENERATED FROM tools/generate_atomic/ipf_generate.sh
# 1 "<stdin>"
# 1 "<built-in>"
# 1 "<command line>"
# 1 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchadd4__TBB_full_fence#
.global __TBB_machine_fetchadd4__TBB_full_fence#
__TBB_machine_fetchadd4__TBB_full_fence:
{
mf
br __TBB_machine_fetchadd4acquire
}
.endp __TBB_machine_fetchadd4__TBB_full_fence#
.proc __TBB_machine_fetchadd4acquire#
.global __TBB_machine_fetchadd4acquire#
__TBB_machine_fetchadd4acquire:
cmp.eq p6,p0=1,r33
cmp.eq p8,p0=-1,r33
(p6) br.cond.dptk Inc_4acquire
(p8) br.cond.dpnt Dec_4acquire
;;
ld4 r9=[r32]
;;
Retry_4acquire:
mov ar.ccv=r9
mov r8=r9;
add r10=r9,r33
;;
cmpxchg4.acq r9=[r32],r10,ar.ccv
;;
cmp.ne p7,p0=r8,r9
(p7) br.cond.dpnt Retry_4acquire
br.ret.sptk.many b0
Inc_4acquire:
fetchadd4.acq r8=[r32],1
br.ret.sptk.many b0
Dec_4acquire:
fetchadd4.acq r8=[r32],-1
br.ret.sptk.many b0
.endp __TBB_machine_fetchadd4acquire#
# 62 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchstore4__TBB_full_fence#
.global __TBB_machine_fetchstore4__TBB_full_fence#
__TBB_machine_fetchstore4__TBB_full_fence:
mf
;;
xchg4 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore4__TBB_full_fence#
.proc __TBB_machine_fetchstore4acquire#
.global __TBB_machine_fetchstore4acquire#
__TBB_machine_fetchstore4acquire:
xchg4 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore4acquire#
# 88 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_cmpswp4__TBB_full_fence#
.global __TBB_machine_cmpswp4__TBB_full_fence#
__TBB_machine_cmpswp4__TBB_full_fence:
{
mf
br __TBB_machine_cmpswp4acquire
}
.endp __TBB_machine_cmpswp4__TBB_full_fence#
.proc __TBB_machine_cmpswp4acquire#
.global __TBB_machine_cmpswp4acquire#
__TBB_machine_cmpswp4acquire:
zxt4 r34=r34
;;
mov ar.ccv=r34
;;
cmpxchg4.acq r8=[r32],r33,ar.ccv
br.ret.sptk.many b0
.endp __TBB_machine_cmpswp4acquire#
// DO NOT EDIT - AUTOMATICALLY GENERATED FROM tools/generate_atomic/ipf_generate.sh
# 1 "<stdin>"
# 1 "<built-in>"
# 1 "<command line>"
# 1 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchadd8__TBB_full_fence#
.global __TBB_machine_fetchadd8__TBB_full_fence#
__TBB_machine_fetchadd8__TBB_full_fence:
{
mf
br __TBB_machine_fetchadd8acquire
}
.endp __TBB_machine_fetchadd8__TBB_full_fence#
.proc __TBB_machine_fetchadd8acquire#
.global __TBB_machine_fetchadd8acquire#
__TBB_machine_fetchadd8acquire:
cmp.eq p6,p0=1,r33
cmp.eq p8,p0=-1,r33
(p6) br.cond.dptk Inc_8acquire
(p8) br.cond.dpnt Dec_8acquire
;;
ld8 r9=[r32]
;;
Retry_8acquire:
mov ar.ccv=r9
mov r8=r9;
add r10=r9,r33
;;
cmpxchg8.acq r9=[r32],r10,ar.ccv
;;
cmp.ne p7,p0=r8,r9
(p7) br.cond.dpnt Retry_8acquire
br.ret.sptk.many b0
Inc_8acquire:
fetchadd8.acq r8=[r32],1
br.ret.sptk.many b0
Dec_8acquire:
fetchadd8.acq r8=[r32],-1
br.ret.sptk.many b0
.endp __TBB_machine_fetchadd8acquire#
# 62 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchstore8__TBB_full_fence#
.global __TBB_machine_fetchstore8__TBB_full_fence#
__TBB_machine_fetchstore8__TBB_full_fence:
mf
;;
xchg8 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore8__TBB_full_fence#
.proc __TBB_machine_fetchstore8acquire#
.global __TBB_machine_fetchstore8acquire#
__TBB_machine_fetchstore8acquire:
xchg8 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore8acquire#
# 88 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_cmpswp8__TBB_full_fence#
.global __TBB_machine_cmpswp8__TBB_full_fence#
__TBB_machine_cmpswp8__TBB_full_fence:
{
mf
br __TBB_machine_cmpswp8acquire
}
.endp __TBB_machine_cmpswp8__TBB_full_fence#
.proc __TBB_machine_cmpswp8acquire#
.global __TBB_machine_cmpswp8acquire#
__TBB_machine_cmpswp8acquire:
mov ar.ccv=r34
;;
cmpxchg8.acq r8=[r32],r33,ar.ccv
br.ret.sptk.many b0
.endp __TBB_machine_cmpswp8acquire#
// DO NOT EDIT - AUTOMATICALLY GENERATED FROM tools/generate_atomic/ipf_generate.sh
# 1 "<stdin>"
# 1 "<built-in>"
# 1 "<command line>"
# 1 "<stdin>"
.section .text
.align 16
# 19 "<stdin>"
.proc __TBB_machine_fetchadd1release#
.global __TBB_machine_fetchadd1release#
__TBB_machine_fetchadd1release:
ld1 r9=[r32]
;;
Retry_1release:
mov ar.ccv=r9
mov r8=r9;
add r10=r9,r33
;;
cmpxchg1.rel r9=[r32],r10,ar.ccv
;;
cmp.ne p7,p0=r8,r9
(p7) br.cond.dpnt Retry_1release
br.ret.sptk.many b0
# 49 "<stdin>"
.endp __TBB_machine_fetchadd1release#
# 62 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchstore1release#
.global __TBB_machine_fetchstore1release#
__TBB_machine_fetchstore1release:
mf
;;
xchg1 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore1release#
# 88 "<stdin>"
.section .text
.align 16
# 101 "<stdin>"
.proc __TBB_machine_cmpswp1release#
.global __TBB_machine_cmpswp1release#
__TBB_machine_cmpswp1release:
zxt1 r34=r34
;;
mov ar.ccv=r34
;;
cmpxchg1.rel r8=[r32],r33,ar.ccv
br.ret.sptk.many b0
.endp __TBB_machine_cmpswp1release#
// DO NOT EDIT - AUTOMATICALLY GENERATED FROM tools/generate_atomic/ipf_generate.sh
# 1 "<stdin>"
# 1 "<built-in>"
# 1 "<command line>"
# 1 "<stdin>"
.section .text
.align 16
# 19 "<stdin>"
.proc __TBB_machine_fetchadd2release#
.global __TBB_machine_fetchadd2release#
__TBB_machine_fetchadd2release:
ld2 r9=[r32]
;;
Retry_2release:
mov ar.ccv=r9
mov r8=r9;
add r10=r9,r33
;;
cmpxchg2.rel r9=[r32],r10,ar.ccv
;;
cmp.ne p7,p0=r8,r9
(p7) br.cond.dpnt Retry_2release
br.ret.sptk.many b0
# 49 "<stdin>"
.endp __TBB_machine_fetchadd2release#
# 62 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchstore2release#
.global __TBB_machine_fetchstore2release#
__TBB_machine_fetchstore2release:
mf
;;
xchg2 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore2release#
# 88 "<stdin>"
.section .text
.align 16
# 101 "<stdin>"
.proc __TBB_machine_cmpswp2release#
.global __TBB_machine_cmpswp2release#
__TBB_machine_cmpswp2release:
zxt2 r34=r34
;;
mov ar.ccv=r34
;;
cmpxchg2.rel r8=[r32],r33,ar.ccv
br.ret.sptk.many b0
.endp __TBB_machine_cmpswp2release#
// DO NOT EDIT - AUTOMATICALLY GENERATED FROM tools/generate_atomic/ipf_generate.sh
# 1 "<stdin>"
# 1 "<built-in>"
# 1 "<command line>"
# 1 "<stdin>"
.section .text
.align 16
# 19 "<stdin>"
.proc __TBB_machine_fetchadd4release#
.global __TBB_machine_fetchadd4release#
__TBB_machine_fetchadd4release:
cmp.eq p6,p0=1,r33
cmp.eq p8,p0=-1,r33
(p6) br.cond.dptk Inc_4release
(p8) br.cond.dpnt Dec_4release
;;
ld4 r9=[r32]
;;
Retry_4release:
mov ar.ccv=r9
mov r8=r9;
add r10=r9,r33
;;
cmpxchg4.rel r9=[r32],r10,ar.ccv
;;
cmp.ne p7,p0=r8,r9
(p7) br.cond.dpnt Retry_4release
br.ret.sptk.many b0
Inc_4release:
fetchadd4.rel r8=[r32],1
br.ret.sptk.many b0
Dec_4release:
fetchadd4.rel r8=[r32],-1
br.ret.sptk.many b0
.endp __TBB_machine_fetchadd4release#
# 62 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchstore4release#
.global __TBB_machine_fetchstore4release#
__TBB_machine_fetchstore4release:
mf
;;
xchg4 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore4release#
# 88 "<stdin>"
.section .text
.align 16
# 101 "<stdin>"
.proc __TBB_machine_cmpswp4release#
.global __TBB_machine_cmpswp4release#
__TBB_machine_cmpswp4release:
zxt4 r34=r34
;;
mov ar.ccv=r34
;;
cmpxchg4.rel r8=[r32],r33,ar.ccv
br.ret.sptk.many b0
.endp __TBB_machine_cmpswp4release#
// DO NOT EDIT - AUTOMATICALLY GENERATED FROM tools/generate_atomic/ipf_generate.sh
# 1 "<stdin>"
# 1 "<built-in>"
# 1 "<command line>"
# 1 "<stdin>"
.section .text
.align 16
# 19 "<stdin>"
.proc __TBB_machine_fetchadd8release#
.global __TBB_machine_fetchadd8release#
__TBB_machine_fetchadd8release:
cmp.eq p6,p0=1,r33
cmp.eq p8,p0=-1,r33
(p6) br.cond.dptk Inc_8release
(p8) br.cond.dpnt Dec_8release
;;
ld8 r9=[r32]
;;
Retry_8release:
mov ar.ccv=r9
mov r8=r9;
add r10=r9,r33
;;
cmpxchg8.rel r9=[r32],r10,ar.ccv
;;
cmp.ne p7,p0=r8,r9
(p7) br.cond.dpnt Retry_8release
br.ret.sptk.many b0
Inc_8release:
fetchadd8.rel r8=[r32],1
br.ret.sptk.many b0
Dec_8release:
fetchadd8.rel r8=[r32],-1
br.ret.sptk.many b0
.endp __TBB_machine_fetchadd8release#
# 62 "<stdin>"
.section .text
.align 16
.proc __TBB_machine_fetchstore8release#
.global __TBB_machine_fetchstore8release#
__TBB_machine_fetchstore8release:
mf
;;
xchg8 r8=[r32],r33
br.ret.sptk.many b0
.endp __TBB_machine_fetchstore8release#
# 88 "<stdin>"
.section .text
.align 16
# 101 "<stdin>"
.proc __TBB_machine_cmpswp8release#
.global __TBB_machine_cmpswp8release#
__TBB_machine_cmpswp8release:
mov ar.ccv=r34
;;
cmpxchg8.rel r8=[r32],r33,ar.ccv
br.ret.sptk.many b0
.endp __TBB_machine_cmpswp8release#
|
aditya-narayana-sharma/nifty_dashboard
| 1,304
|
prophet_env/lib/python3.9/site-packages/prophet/stan_model/cmdstan-2.33.1/stan/lib/stan_math/lib/tbb_2020.3/src/tbb/ia64-gas/log2.s
|
// Copyright (c) 2005-2020 Intel Corporation
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
.section .text
.align 16
// unsigned long __TBB_machine_lg( unsigned long x );
// r32 = x
.proc __TBB_machine_lg#
.global __TBB_machine_lg#
__TBB_machine_lg:
shr r16=r32,1 // .x
;;
shr r17=r32,2 // ..x
or r32=r32,r16 // xx
;;
shr r16=r32,3 // ...xx
or r32=r32,r17 // xxx
;;
shr r17=r32,5 // .....xxx
or r32=r32,r16 // xxxxx
;;
shr r16=r32,8 // ........xxxxx
or r32=r32,r17 // xxxxxxxx
;;
shr r17=r32,13
or r32=r32,r16 // 13x
;;
shr r16=r32,21
or r32=r32,r17 // 21x
;;
shr r17=r32,34
or r32=r32,r16 // 34x
;;
shr r16=r32,55
or r32=r32,r17 // 55x
;;
or r32=r32,r16 // 64x
;;
popcnt r8=r32
;;
add r8=-1,r8
br.ret.sptk.many b0
.endp __TBB_machine_lg#
|
aditya-narayana-sharma/nifty_dashboard
| 1,270
|
prophet_env/lib/python3.9/site-packages/prophet/stan_model/cmdstan-2.33.1/stan/lib/stan_math/lib/tbb_2020.3/src/tbb/ia64-gas/lock_byte.s
|
// Copyright (c) 2005-2020 Intel Corporation
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
// Support for class TinyLock
.section .text
.align 16
// unsigned int __TBB_machine_trylockbyte( byte& flag );
// r32 = address of flag
.proc __TBB_machine_trylockbyte#
.global __TBB_machine_trylockbyte#
ADDRESS_OF_FLAG=r32
RETCODE=r8
FLAG=r9
BUSY=r10
SCRATCH=r11
__TBB_machine_trylockbyte:
ld1.acq FLAG=[ADDRESS_OF_FLAG]
mov BUSY=1
mov RETCODE=0
;;
cmp.ne p6,p0=0,FLAG
mov ar.ccv=r0
(p6) br.ret.sptk.many b0
;;
cmpxchg1.acq SCRATCH=[ADDRESS_OF_FLAG],BUSY,ar.ccv // Try to acquire lock
;;
cmp.eq p6,p0=0,SCRATCH
;;
(p6) mov RETCODE=1
br.ret.sptk.many b0
.endp __TBB_machine_trylockbyte#
|
aditya-narayana-sharma/nifty_dashboard
| 2,687
|
prophet_env/lib/python3.9/site-packages/prophet/stan_model/cmdstan-2.33.1/stan/lib/stan_math/lib/tbb_2020.3/src/tbb/ia64-gas/ia64_misc.s
|
// Copyright (c) 2005-2020 Intel Corporation
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
// RSE backing store pointer retrieval
.section .text
.align 16
.proc __TBB_get_bsp#
.global __TBB_get_bsp#
__TBB_get_bsp:
mov r8=ar.bsp
br.ret.sptk.many b0
.endp __TBB_get_bsp#
.section .text
.align 16
.proc __TBB_machine_load8_relaxed#
.global __TBB_machine_load8_relaxed#
__TBB_machine_load8_relaxed:
ld8 r8=[r32]
br.ret.sptk.many b0
.endp __TBB_machine_load8_relaxed#
.section .text
.align 16
.proc __TBB_machine_store8_relaxed#
.global __TBB_machine_store8_relaxed#
__TBB_machine_store8_relaxed:
st8 [r32]=r33
br.ret.sptk.many b0
.endp __TBB_machine_store8_relaxed#
.section .text
.align 16
.proc __TBB_machine_load4_relaxed#
.global __TBB_machine_load4_relaxed#
__TBB_machine_load4_relaxed:
ld4 r8=[r32]
br.ret.sptk.many b0
.endp __TBB_machine_load4_relaxed#
.section .text
.align 16
.proc __TBB_machine_store4_relaxed#
.global __TBB_machine_store4_relaxed#
__TBB_machine_store4_relaxed:
st4 [r32]=r33
br.ret.sptk.many b0
.endp __TBB_machine_store4_relaxed#
.section .text
.align 16
.proc __TBB_machine_load2_relaxed#
.global __TBB_machine_load2_relaxed#
__TBB_machine_load2_relaxed:
ld2 r8=[r32]
br.ret.sptk.many b0
.endp __TBB_machine_load2_relaxed#
.section .text
.align 16
.proc __TBB_machine_store2_relaxed#
.global __TBB_machine_store2_relaxed#
__TBB_machine_store2_relaxed:
st2 [r32]=r33
br.ret.sptk.many b0
.endp __TBB_machine_store2_relaxed#
.section .text
.align 16
.proc __TBB_machine_load1_relaxed#
.global __TBB_machine_load1_relaxed#
__TBB_machine_load1_relaxed:
ld1 r8=[r32]
br.ret.sptk.many b0
.endp __TBB_machine_load1_relaxed#
.section .text
.align 16
.proc __TBB_machine_store1_relaxed#
.global __TBB_machine_store1_relaxed#
__TBB_machine_store1_relaxed:
st1 [r32]=r33
br.ret.sptk.many b0
.endp __TBB_machine_store1_relaxed#
|
AdrianWeaver/libasm
| 1,032
|
ft_write.s
|
;file: ft_write.s
;output: part of libasm.a
;created: 09/01/2024
;modified: 22/01/2024
;author: aweaver
;version: nasm 2.15.05 for x86-64
;overview:
;this is part of the project libasm from school 42
;the purpose of this project is to learn asm x86-64 by coding
;a library of functions
;this is a simple write implementation
;this function calls write and sets errno if something went wrong
;see man 2 write
extern __errno_location
section .data
section .bss
section .text
global ft_write
;int ft_write(int fd, void *str, size_t len)
ft_write:
mov rax, 1 ;set rax register to value of write
syscall ;calling write
cmp rax, 0 ;check for write error
js _write_error ;calling error handler
ret ;otherwise returning
_write_error:
neg rax, ;getting correct error code
mov ecx, eax ;saving write error code to ecx
call __errno_location ;get address of errno
mov [rax], ecx ;updating errno with 32bits error code
mov rax, -1 ;on error write needs to return -1
ret
|
AdrianWeaver/libasm
| 3,091
|
ft_list_remove_if.s
|
;file: ft_list_remove_if.s
;output: part of libasm.a
;created: 18/01/2024
;modified: 22/01/2024
;author: aweaver
;version: nasm 2.15.05 for x86-64
;overview:
;this is part of the project libasm from school 42
;the purpose of this project is to learn asm x86-64 by coding
;a library of functions
;this function is used to remove a node from a linked list
;depending of a function pointer and comparison value
;the type of the list is as such
;8bytes - address of the data
;8bytes - address of the next node
extern free
section .data
section .bss
section .text
global ft_list_remove_if
;void ft_list_remove_if(t_list **begin_list, void *data_ref, int (*cmp)(), void (*free_fct)(void *));
;cmp function - int (list_ptr->data, data_ref);
;free function - void (list_ptr->data);
ft_list_remove_if:
cmp rdi, 0 ;check if first arg is NULL
je _error
cmp qword [rdi], 0 ;check if first arg points on NULL
je _error
cmp rsi, 0 ;check if second arg is NULL
je _error
cmp rdx, 0 ;check if third arg is NULL
je _error
cmp rcx, 0 ;check if fourth arg is NULL
je _error
enter 64, 0 ;preparing stack for register saves needs to be 16bytes aligned
mov [rsp], rbx ;saving registers about to be used -- begin list
mov [rsp + 8], r12 ;r12 - first node
mov [rsp + 16], r13 ;r13 - previous node
mov [rsp + 24], r14 ;r14 - current node
mov [rsp + 32], r15 ;r15 - second arg (data_ref)
mov [rsp + 40], rdx ;saving comp function on stack
mov [rsp + 48], rcx ;saving free function on stack
mov r15, rsi ;saving data_ref in r15
mov rbx, rdi ;saving return pointer
mov r12, [rdi] ;saving first node
mov rdi, [rdi] ;dereferencing **list to get *list
_loop:
cmp rdi, 0 ;quitting if end of list
je _end
mov r14, rdi ;saving current node
mov rdi, [rdi] ;preparing arg for comparison function, node->data
mov rsi, r15 ;preparing arg2 for comparison function
call [rsp + 40] ;calling comparison function
cmp rax, 0
je _remove ;if cmp returned 0 deleting node
mov r13, r14 ;save current node as "previous" node for next iteration
mov rdi, [r14 + 8] ;iterating to next node
jmp _loop
_error:
ret
_end:
mov [rbx], r12 ;returning head of list
mov rbx, [rsp] ;restoring rbx
mov r12, [rsp + 8] ;restoring r12
mov r13, [rsp + 16] ;restoring r13
mov r14, [rsp + 24] ;restoring r14
mov r15, [rsp + 32] ;restoring r15
leave
ret
_remove:
call [rsp + 48] ;clearing data using free function
mov rdi, r14 ;get current node
cmp rdi, r10 ;check if node to remove is first of list
je _remove_head
mov r14, [rdi + 8] ;iterating to next address using a buffer
mov [r13 + 8], r14 ;links previous-next with current-next
call free ;freeing current node
mov rdi, r14 ;copying next node in rdi for next loop
jmp _loop
_remove_head:
mov r12, [rdi + 8] ;replacing the saved head with next
call free ;freeing current node
mov rdi, r12 ;replacing the current head with next
cmp rdi, 0 ;checking if end of list reached
je _end
jmp _loop
|
AdrianWeaver/libasm
| 3,165
|
ft_strlen.s
|
;file: ft_strlen.s
;output: part of libasm.a
;created: 08/01/2024
;modified: 22/01/2024
;author: aweaver
;version: nasm 2.15.05 for x86-64
;overview:
;this is part of the project libasm from school 42
;the purpose of this project is to learn asm x86-64 by coding
;a library of functions
;this once was a naive implementation of strlen from libc
;this is now the closest implementation I could do for libc strlen
;though it is only a 64bits version.
;this function returns the size of a null terminated string
;see man 3 strlen
section .data
section .bss
section .text
global ft_strlen;
;size_t ft_strlen(char *str)
ft_strlen:
mov rax, rdi ;storing the base address
;the purpose of this loop is to align the memory on an address ending
;by three zeros. Basically aligned on 8 bytes.
_loop_align:
mov rcx, 07h ;preparing a mask on the last 3 bits
and rcx, rax ;check last three bits of address
cmp rcx, 0 ;if last three bits are 0, address is aligned
je _magic ;if address is aligned in memory do some magic
cmp byte [rax], 0 ;else check for \0
je _end ;if \0 found return
inc rax ;interating on string one byte by one byte
jmp _loop_align
;this part is to me the trickiest part.
;it's not really clean, it could be better to suit 32bits/64 bits.
;right now it only works for 64bits systems
;the libc does it better but... time constraints
_magic:
mov r8, 0101010101010101H ;set lomagic
mov r9, 08080808080808080H ;set himagic
;looping 8 bytes at a time
;checking if in these 8bytes one of them is a \0 (all bits unset)
;looking for 8 bytes at a time using a magic bit pattern mask
_magic_loop:
mov rcx, qword [rax] ;get 'longword' of 8 bytes
mov rdx, rcx ;get a copy of 'longword'
sub rcx, r8 ;substract the lomagic 64bytes version
not rdx ;invert all bits of longword
and rcx, rdx ;mask previous value with ~longword
and rcx, r9 ;mask himagic
cmp rcx, 0 ;if this calcul is zero loop
jne _loop
inc qword rax ;iterating 8 bytes at a time
jmp _magic_loop
;if in 8 bytes, one has all bits set to 0
;iterate one byte at a time to find the culprit
_loop:
cmp byte [rax], 0 ;checking for end of string
je _end
inc rax ;interating on string
jmp _loop
_end:
sub rax, rdi
ret
;this is a complex implementation of strlen following the libc one
;the trick is to align the memory read so each time the memory value
;is loaded into a register, it reads 8bytes (in 64)
;then a magic trick is used to check if one of these bytes is a \0
;the trick is to use two opposing magic bit patterns 0x80 and 0x10
;then either iterate 8bytes further in the string if no \0 was found
;or iterate in these 8bytes to find the culprit if it was found.
;the return is always calculated at the end using an offset of address
;so no additional instruction is done at each cycle, only the base addess
;is stored
;for time constraints I took the time to understand this and chose to
;code a 64bits version only
;sometimes prioritizing is frustrating but is still the good thing to do
;many thanks to rertzer, sgaubert, bsavinel, afaure and my mate moor
|
AdrianWeaver/libasm
| 1,180
|
ft_read.s
|
;file: ft_read.s
;output: part of libasm.a
;created: 12/01/2024
;modified: 22/01/2024
;author: aweaver
;version: nasm 2.15.05 for x86-64
;overview:
;this is part of the project libasm from school 42
;the purpose of this project is to learn asm x86-64 by coding
;a library of functions
;this is an implementation of read from libc
;this function is used to read from a fd and store in a buffer
;see man 2 read for details
;it sets errno in case of errors
extern __errno_location
section .data
section .bss
section .text
global ft_read;
;int ft_read(unsigned int fd, char *str, size_t buff_size);
ft_read:
xor rax, rax ;setting rax to read syscall value
syscall ;calling read with rdi, rsi, rdx
cmp rax, 0 ;checking for error during read
js _read_error ;if read returned -1 manage errors
ret ;otherwise return
_read_error:
neg rax ;getting real error code
mov rcx, rax ;storing error code before overwritting it
call __errno_location ;getting errno address
mov [rax], ecx ;storing error code in errno using 32bits registers because errno is 32bits
mov rax, -1 ;returning -1 in case of error
ret
|
AdrianWeaver/libasm
| 4,829
|
ft_list_sort.s
|
;file: ft_list_sort.s
;output: part of libasm.a
;created: 18/01/2024
;modified: 22/01/2024
;author: aweaver
;version: nasm 2.15.05 for x86-64
;overview:
;this is part of the project libasm from school 42
;the purpose of this project is to learn asm x86-64 by coding
;a library of functions
;this function is used to sort a list, based on a comparison function
;the sorting algorithm is extremely naive and simple, some kind of bubble sort
;the type of the list is as such
;8bytes - address of the data
;8bytes - address of the next node
section .data
ListNextOffset: equ 8
section .bss
section .text
global ft_list_sort
;void ft_list_sort(t_list **begin_list, int (*cmp)())
;(*cmp)(list_ptr->data, data_ref)
ft_list_sort:
cmp rdi, 0 ;checking for NULL list
je _error
cmp qword [rdi], 0 ;checking for NULL first node
je _error
cmp rsi, 0 ;checking for NULL as evaluation function
je _error
enter 64, 0
mov [rsp + 8], rbx ;rbx - head of list (begin_list)
mov [rsp + 16], r12 ;r12 - previous node->next pointer outer node
mov [rsp + 32], r13 ;r13 - previous node->next pointer inner node
mov [rsp + 40], r14 ;r14 - current outer node
mov [rsp + 48], r15 ;r15 - current inner node
mov [rsp + 56], rsi ;saving comp function on stack
mov rbx, rdi ;saving the pointer storing the end of list
mov r14, [rdi] ;saving current node
mov r12, rbx ;previous outer node is HEAD for first loop
mov rax, r14 ;get address of next first pointer
add rax, 8 ;--
mov r13, rax ;previous inner node is first node for first loop
_outer_loop:
cmp r14, 0 ;if reached end of loop return, list is sorted
je _end
cmp qword [r14 + ListNextOffset], 0 ;if next is 0 list is sorted
je _end
mov r15, [r14 + ListNextOffset] ;setting inner-loop-current
mov rax, r14 ;address calcul prep
add rax, 8 ;adding 8 to current to get address of pointer on next
mov r13, rax ;setting prev pointer for inner-loop
_inner_loop:
mov rdi, [r14] ;set current-outer data as arg1 of cmp
mov rsi, [r15] ;set current-inner data as arg2 of cmp
call [rsp + 56] ;call cmp
cmp rax, 0 ;check return of function
je _swap ;if cmp returned 0 jmp to swap
cmp qword [r15 + ListNextOffset], 0 ;check next of inner-loop
je _outer_loop_inc ;if next is NULL go back to outer loop
_inner_loop_inc:
mov rax, r15
add rax, 8
mov r13, rax ;set current as new previous for inner loop
mov r15, [r15 + ListNextOffset] ;inner-current = next;
jmp _inner_loop ;loop on _inner_loop inconditionnaly
_outer_loop_inc:
mov rax, r14
add rax, ListNextOffset
mov r12, rax ;set prev-outer as current outer
mov r14, [r14 + ListNextOffset] ;go to next in outer loop
jmp _outer_loop
_swap:
cmp [rbx], r14 ;check if outer-current is first of list
je _swap_head ;special case handler for head of list
_swap_resume:
cmp [r14 + ListNextOffset], r15 ;check if the two nodes are next to each-other
je _swap_close
jmp _swap_far ;normal case
;in case the first link of the list is one of the two link that are swapped
;the value of the **begin_list pointer needs to be changed and needs a special case
_swap_head:
mov r12, rbx ;put in outer-previous the pointer on head
jmp _swap_resume
;Two swap conditions, if the two nodes are next to each others or not
;_swap close goes as follow case is A->next = B
;A->next becomes B->next
;B->next becomes A
;prev->A becomes B
_swap_close:
mov rcx, [r15 + ListNextOffset] ;store inner->next
mov [r14 + ListNextOffset], rcx ;set outer->next to inner->next
mov [r15 + ListNextOffset], r14 ;set inner->next to outer
mov [r12], r15 ;set prev->outer->next to inner
;no need to set prev->inner as it was actually outer
mov r14, r15 ;inner becomes new outer before a new loop begins
jmp _inner_loop_inc
;Other swap condition, the two nodes are not next to each other
;A and C need to swap with B in the middle
;_swap_far goes as follow case is A->next != C
;store C->next (D or NULL)
;C->next becomes A->next (B)
;prev->A becomes C
;prev->C->next (B->next) becomes A
;A->next becomes stored B->next
_swap_far:
mov rcx, [r15 + ListNextOffset] ;store inner->next
mov rax, [r14 + ListNextOffset] ;store outer->next
mov [r15 + ListNextOffset], rax ;set inner->next to outer->next
mov [r12], r15 ;set prev-outer->next to inner
mov [r13], r14 ;set prev-inner->next to outer
mov [r14 + ListNextOffset], rcx ;set A->next to B->next
mov r14, r15 ;inner becomes new outer
jmp _inner_loop_inc
_end:
mov rbx, [rsp + 8] ;restoring rbx
mov r12, [rsp + 16] ;restoring r12
mov r13, [rsp + 32] ;restoring r13
mov r14, [rsp + 40] ;restoring r14
mov r15, [rsp + 48] ;restoring r15
leave
ret
_error:
ret
|
AdrianWeaver/libasm
| 1,136
|
ft_strcmp.s
|
;file: ft_strcmp.s
;output: part of libasm.a
;created: 05/01/2024
;modified: 22/01/2024
;author: aweaver
;version: nasm 2.15.05 for x86-64
;overview:
;this is part of the project libasm from school 42
;the purpose of this project is to learn asm x86-64 by coding
;a library of functions
;this is an implementation of strcmp from libc
;this function is used to compare two strings
;see man 3 strcmp
section .data
section .bss
section .text
global ft_strcmp
; int ft_strcmp(char *s1, char *s2);
ft_strcmp:
xor rax, rax ;set return value to 0
cmp qword rsi, 0 ;checking for NULL on first arg
je finish
cmp qword rdi, 0 ;checking for NULL on second arg
je finish
_loop:
mov al, [rdi] ;storing char from dest string in buffer
sub al, [rsi] ;comparing char from dest and src
jnz finish ;quitting loop if chars do not match
cmp byte [rsi], 0 ;check if \0 reached
je finish ;quitting loop if end of source string reached
inc qword rsi ;iterating on src string
inc qword rdi ;iterating on dest string
jmp _loop
finish:
movsx eax, al ;adjusting the sign bit for an int
ret
|
AdrianWeaver/libasm
| 5,349
|
ft_atoi_base.s
|
;file: ft_atoi_base.s
;output: part of libasm.a
;created: 15/01/2024
;modified: 22/01/2024
;author: aweaver
;version: nasm 2.15.05 for x86-64
;overview:
;this is part of the project libasm from school 42
;the purpose of this project is to learn asm x86-64 by coding
;a library of functions
;this function transforms a string in an int, taking into account
;the base used in the initial string
extern ft_strlen
section .data
section .bss
section .text
global ft_atoi_base
; int ft_atoi_base(char *str, char *base)
; implement nb = nb * base_len + index in base of current decimal
;stack is as follow
; rbp = previous rbp
; rbp - 8 = rdi (src pointer)
; rbp - 16 = rsi (base pointer)
; rbp - 24 = base_len
; rbp - 28 = neg_flag
ft_atoi_base:
cmp rdi, 0 ;checking if str is NULL
je _end
cmp rsi, 0 ;checking if base is NULL
je _end
enter 32, 0 ;making space on stack for 32 bytes
mov [rbp - 16], rsi ;saving the base pointer on stack
call _skip_ws ;skipping whitespaces and zeros
mov [rbp - 8], rax ;save src without trailing whitespaces
mov rdi, rax ;arg1 of _check_neg is str
mov eax, 1 ;preparing sign value for _check_neg
call _check_neg ;checking for neg sign
mov [rbp - 8], rdi ;save src without trailing +/-
mov [rbp - 28], eax ;set neg/pos flag
mov rdi, [rbp - 16] ;set base as arg1 for ft_strlen
call ft_strlen
mov [rsp - 24], rax ;saving base_len on stack
mov rdi, [rbp - 16] ;set base as arg1 for check_base
mov rsi, rax ;set base_len as arg2 for check_base
call _check_base
cmp rax, 0 ;checking check_base return code
jne _atoi_error ;returning 0 in case of base error
mov r8d, dword [rbp - 24] ;recovering base_len from stack
mov r9, qword [rbp - 16] ;recovering pointer from stack
mov r10, qword [rbp - 8];using r10 to iterate on src pointer
xor rax, rax ;setting number to return to zero
_create_int:
mov dil, byte [r10] ;passing 'char' to get index
mov rsi, r9 ;passing base pointer
mov rcx, r8 ;preparing get_base_index loop
mul qword [rsp - 24] ;nb = (nb * base_index) + base_len
xor rdx, rdx ;_get_base_index will return on rdx
call _get_base_index
cmp rdx, -1 ;checking if char is not in base
je _end
add rax, rdx ;adding decimal's base_index
inc r10 ;iterating to next char
cmp byte [r10], 0 ;checking for \0
jne _create_int ;looping until reaching end of string
mul dword [rbp - 28] ;multiplying by 1 or -1 depending on sign
leave
ret ;returning rax
;int check_neg(char **str)
;skips leading +/- changing the start of the string
;returns -1 if neg 1 if pos
_check_neg:
cmp byte [rdi], 0 ;check for \0
je _end
cmp byte [rdi], '-' ;check for '-' sign
je _swap_neg ;if '-' swap neg sign and increment
cmp byte [rdi], '+' ;check for '+'
jne _end ;end checking if not + or -
inc rdi ;check next char
jmp _check_neg
_swap_neg:
neg eax ;swapping flag for neg value
inc rdi ;check next char
jmp _check_neg
_skip_ws:
;skipping \t \n \v \f \r and space
cmp byte [rdi], 09H ;if tab skip
je _skip
cmp byte [rdi], 0AH ;if newline return
je _skip
cmp byte [rdi], 0BH ;if vertical tab return
je _skip
cmp byte [rdi], 0CH ;if form feed return
je _skip
cmp byte [rdi], 0DH ;if carriage return... return
je _skip
cmp byte [rdi], 020H ;if space return
je _skip
mov rax, rdi ;return new beginning of string
ret
_skip:
inc rdi
jmp _skip_ws
;int _get_base_index(char c, char *base)
_get_base_index:
cmp dil, byte [rsi] ;comparing char from string to base
je _end
inc rdx ;incrementing return value
inc rsi ;incrementing index of base
loop _get_base_index
mov rdx, -1 ;no correspondance found, returning -1
ret ;returning rdx here instead of rax
_atoi_error:
mov rax, 0;
leave
ret
; check_base(char *base, int base_len)
_check_base:
cmp rsi, 02H ;checking if base < MIN possible size
jl _base_error ;calling erorr if base is too short
mov rcx, rsi ;setting base_length as counter
_check_b_outer_loop:
mov dl, byte [rdi] ;storing current char for comparisons
cmp dl, 020H ;checks if the value is below printables
jl _base_error ;jmp if lower than printable
cmp dl, 07FH ;checks if the value is above printables
jg _base_error ;jmp if greater than printable
cmp dl, 02BH ;checks if the value is a +
je _base_error ;jmp if equal to +
cmp dl, 02DH ;checks if the value is a -
je _base_error ;jmp if equal to -
mov r8, rdi ;duplicating rdi pointer for inner-loop
add r8, 1 ;inner loop starts as outer-loop +1
cmp byte [r8], 0 ;if inner-loop reached \0 base is valid
je _valid_base ;validating base
_check_b_inner_loop: ;this checks for duplicates
cmp dl, byte [r8] ;cmp outer/inner loops chars
je _base_error ;duplicate found if true
inc r8 ;go to next char in inner-loop
cmp byte [r8], 0 ;while not at \0 inner-loop continues
jne _check_b_inner_loop
inc rdi ;incrementing outer loop
loop _check_b_outer_loop ;looping again on outer-loop
_valid_base:
mov rax, 0 ;setting return code to 0
ret ;returning for a valid base
_base_error:
mov rax, -1 ;returning -1 if the base is incorrect
ret ;returning for incorrect base
_end:
ret
|
AdrianWeaver/libasm
| 1,459
|
ft_strdup.s
|
;file: ft_strdup.s
;output: part of libasm.a
;created: 05/01/2024
;modified: 22/01/2024
;author: aweaver
;version: nasm 2.15.05 for x86-64
;overview:
;this is part of the project libasm from school 42
;the purpose of this project is to learn asm x86-64 by coding
;a library of functions
;this is an implementation of strdup from libc
;this function is used to copy a string in a newly allocated one
;see man 3 strdup
extern malloc
extern ft_strlen
extern ft_strcpy
extern __errno_location
section .data
section .bss
section .text
global ft_strdup
;char *ft_strdup(char *src)
ft_strdup:
enter 16, 0 ;reservation for 16bytes in stack
mov [rbp - 8], rdi ;saving src pointer on stack
call ft_strlen ;get length of src string
add rax, 1 ;adding to length for \0
mov rdi, rax ;arg for malloc
call malloc ;calling malloc
cmp rax, 0 ;checking for errors during malloc
jz _dup_err ;error management if malloc returned NULL
mov rdi, rax ;setting dest address for ft_strcpy
mov rsi, [rbp - 8] ;recovering the src pointer
call ft_strcpy ;copying src to malloced address
leave ;releasing stack reservation
ret
_dup_err:
neg rax ;getting the correct error code for errno
mov ecx, eax ;saving error code
call __errno_location ;getting errno address
mov [rax], ecx ;storing the error code in errno
mov rax, -1 ;setting the return to -1
leave ;releasing stack reservation
ret
|
Agustin-Mediotti/unlp
| 2,884
|
arqui-de-comp/winmips64/testio.s
|
;
; Example IO program
;
.data
int: .word 0xF9876543987625aa ; a 64-bit integer
mes: .asciiz "Hello World\n" ; the message
key: .asciiz "Press any key to exit\n"
dub: .double 32.786 ; a double
x: .byte 0 ; coordinates of a point
y: .byte 0
col: .byte 255,0,255,0 ; the colour magenta
;
; Memory Mapped I/O area
;
; Address of CONTROL and DATA registers
;
; Set CONTROL = 1, Set DATA to Unsigned Integer to be output
; Set CONTROL = 2, Set DATA to Signed Integer to be output
; Set CONTROL = 3, Set DATA to Floating Point to be output
; Set CONTROL = 4, Set DATA to address of string to be output
; Set CONTROL = 5, Set DATA+5 to x coordinate, DATA+4 to y coordinate, and DATA to RGB colour to be output
; Set CONTROL = 6, Clears the terminal screen
; Set CONTROL = 7, Clears the graphics screen
; Set CONTROL = 8, read the DATA (either an integer or a floating-point) from the keyboard
; Set CONTROL = 9, read one byte from DATA, no character echo.
;
CONTROL: .word32 0x10000
DATA: .word32 0x10008
.text
lwu $t8,DATA($zero) ; $t8 = address of DATA register
lwu $t9,CONTROL($zero) ; $t9 = address of CONTROL register
daddi $v0,$zero,1 ; set for unsigned integer output
ld $t1,int($zero)
sd $t1,0($t8) ; write integer to DATA register
sd $v0,0($t9) ; write to CONTROL register and make it happen
daddi $v0,$zero,2 ; set for signed integer output
ld $t1,int($zero)
sd $t1,0($t8) ; write integer to DATA register
sd $v0,0($t9) ; write to CONTROL register and make it happen
daddi $v0,$zero,3 ; set for double output
l.d f1,dub($zero)
s.d f1,0($t8) ; write double to DATA register
sd $v0,0($t9) ; write to CONTROL register and make it happen
daddi $v0,$zero,4 ; set for ascii output
daddi $t1,$zero,mes
sd $t1,0($t8) ; write address of message to DATA register
sd $v0,0($t9) ; make it happen
daddi $v0,$zero,5 ; set for graphics output
lbu $t2,x($zero)
sb $t2,5($t8) ; store x in DATA+5
lbu $t3,y($zero)
sb $t3,4($t8) ; store y in DATA+4
lwu $t1,col($zero)
sw $t1,0($t8) ; store colour in DATA
sd $v0,0($t9) ; draw it
;
; Now draw a line!
;
daddi $t4,$zero,49
again: daddi $t2,$t2,1 ; increment x
sb $t2,5($t8) ; store x in DATA+5
daddi $t3,$t3,1 ; increment y
sb $t3,4($t8) ; store y in DATA+4
sd $v0,0($t9) ; draw it
daddi $t4,$t4,-1
bnez $t4,again
;
; Finish off
;
daddi $v0,$zero,4 ; set for ascii output
daddi $t1,$zero,key
sd $t1,0($t8) ; write address of message to DATA register
sd $v0,0($t9) ; "Press any key to exit"
daddi $v0,$zero,9 ;
sd $v0,0($t9) ; Wait for a key press...
ld $t1,0($t8) ;
daddi $v0,$zero,6 ;
sd $v0,0($t9) ; clear the terminal screen
daddi $v0,$zero,7 ;
sd $v0,0($t9) ; clear the graphics screen
halt
|
Agustin-Mediotti/unlp
| 1,294
|
arqui-de-comp/winmips64/factorial.s
|
;
; Factorial example
; returns number! in r10
;
.data
number: .word 10
title: .asciiz "factorial program n= "
CONTROL: .word32 0x10000
DATA: .word32 0x10008
.text
lwu r21,CONTROL(r0)
lwu r22,DATA(r0)
daddi r24,r0,4 ; ascii output
daddi r1,r0,title
sd r1,(r22)
sd r24,(r21)
daddi r24,r0,8 ; read input
sd r24,(r21)
ld r1,(r22)
start: daddi r29,r0,0x80 ; position a stack in data memory, use r29 as stack pointer
jal factorial
daddi r24,r0,1 ; integer output
sd r10,(r22)
sd r24,(r21)
halt
;
; parameter passed in r1, return value in r10
;
factorial: slti r10,r1,2
bnez r10,out ; set r10=1 and return if r1=1
sd r31,(r29)
daddi r29,r29,8 ; push return address onto stack
sd r1,(r29)
daddi r29,r29,8 ; push r1 on stack
daddi r1,r1,-1 ; r1 = r1-1
jal factorial ; recurse...
dadd r4,r0,r10
daddi r29,r29,-8
ld r3,(r29) ; pop n off the stack
dmulu r3,r3,r4 ; multiply r1 x factorial(r1-1)
dadd r10,r0,r3 ; move product r3 to r10
daddi r29,r29,-8 ; pop return address
ld r31,0(r29)
out: jr r31
|
Agustin-Mediotti/unlp
| 1,278
|
arqui-de-comp/winmips64/mult.s
|
;
; Unsigned multiplication of two 64-bit numbers on MIPS64 processor
; Result is 128-bits w=x*y
;
.data
x: .word 0xFFFFFFFFFFFFFFFF
y: .word 0xFFFFFFFFFFFFFFFF
w: .word 0,0
.text
start: jal mul ; call subroutine
nop
halt
mul: daddi r1,r0,64 ; r1=64 bits
daddi r5,r0,63 ; for shifting
daddu r2,r0,r0 ; r2=0
daddu r10,r0,r0 ; r10=0
ld r3,x(r0) ; r3=x
ld r4,y(r0) ; r4=y
andi r9,r3,1 ; check LSB of x
dsub r9,r0,r9 ;; negate it
dsrl r3,r3,1 ; and then shift it right
again: ;daddu r6,r0,r0
;; movn r6,r4,r9
and r6,r4,r9
daddu r2,r2,r6
sltu r7,r2,r6 ; did it overflow?
dsllv r7,r7,r5 ; catch overflowed bit
andi r10,r2,1 ; get LSB of r2 ..
dsllv r10,r10,r5 ; .. becomes MSB of r3
dsrl r2,r2,1 ; 64-bit shift of r2,r3
or r2,r2,r7 ; or in overflowed bit
andi r9,r3,1 ; catch LSB
dsub r9,r0,r9 ;; negate it
daddi r1,r1,-1 ; here to avoid stall
dsrl r3,r3,1
or r3,r3,r10 ; shift it right, and set MSB
bnez r1,again
sd r2,w(r0) ; store answer
sd r3,w+8(r0)
jr r31
|
Agustin-Mediotti/unlp
| 2,404
|
arqui-de-comp/winmips64/hail.s
|
;
; Hailstone numbers iteration
; If number is odd, multiply by 3 and add 1
; If number is even, divide it by 2
; repeat this iteration until number is 1
; What is the maximum value during this process?
;
.data
max: .word 0 ; max number so far
title: .asciiz "Hailstone Numbers\n"
prompt: .asciiz "Number= "
str: .asciiz "Maximum= "
;
; Memory Mapped I/O area
;
; Address of CONTROL and DATA registers
;
; Set CONTROL = 1, Set DATA to Unsigned Integer to be output
; Set CONTROL = 2, Set DATA to Signed Integer to be output
; Set CONTROL = 3, Set DATA to Floating Point to be output
; Set CONTROL = 4, Set DATA to address of string to be output
; Set CONTROL = 5, Set DATA+5 to x coordinate, DATA+4 to y coordinate, and DATA to RGB colour to be output
; Set CONTROL = 6, Clears the terminal screen
; Set CONTROL = 7, Clears the graphics screen
; Set CONTROL = 8, read the DATA (either an integer or a floating-point) from the keyboard
; Set CONTROL = 9, read one byte from DATA, no character echo.
;
CONTROL: .word32 0x10000
DATA: .word32 0x10008
.text
lwu r8,DATA(r0) ; get data
lwu r9,CONTROL(r0) ; and control registers
daddi r11,r0,4 ; set for string output
daddi r1,r0,title ; get title address
sd r1,(r8) ; print title
sd r11,(r9)
daddi r1,r0,prompt ; get prompt address
sd r1,0(r8) ; print prompt
sd r11,0(r9)
daddi r1,$zero,8 ; set for input
sd r1,0(r9) ; get the hailstone start number
ld r1,0(r8)
sd r1,max(r0) ; first maximum
daddi r12,r0,1 ; set for integer output
loop: andi r3,r1,1 ; test odd or even
beqz r3,even
odd: daddu r2,r1,r1 ; times 2
dadd r1,r2,r1 ; times 3
daddi r1,r1,1 ; plus 1
j over
even: dsrl r1,r1,1 ; divide by 2
over: sd r1,(r8)
sd r12,(r9) ; display it
ld r4,max(r0)
slt r3,r4,r1 ; compare with max
beqz r3,skip
sd r1,max(r0) ; new maximum?
skip: slti r3,r1,2 ; test for finished
beqz r3,loop
ld r2,max(r0) ; get max
daddi r1,r0,str ; get address of "Maximum= " string
sd r1,(r8) ; display "Maximum"
sd r11,(r9)
sd r2,(r8) ; output maximum
sd r12,(r9)
halt
|
Agustin-Mediotti/unlp
| 3,156
|
arqui-de-comp/winmips64/isort.s
|
#
# Insertion sort algorithm
# See http://www.cs.ubc.ca/spider/harrison/Java/InsertionSortAlgorithm.java.html
# Note use of MIPS register pseudo-names, and # for comments
#
.data
array: .word 0x4F6961869342DC99,0x7A0B67101C85D9EE,0x5EF87A2B37CA911D,0x47EF58E8B7E01DD9
.word 0x79A74EAB20CB53C9,0x6D26753D06F8E483,0x70F313AF126C0B47,0x745232A4035F1EF5
.word 0x46036BDDE8D095FD,0x4DE3F1D89B5A43EA,0x5279659D102EABBA,0x4496CDA949E29089
.word 0x6D594E2009B7D04A,0x4CE57C0D55905DE5,0x4115A0AC78A1848B,0x5051DAA648B3BDA6
.word 0x71C3730CE11593C0,0x425A9FAE68370FC5,0x6B265F8485354426,0x4E935A849C713D01
.word 0x773110588E5170D7,0x5B133F183803A780,0x49A52D37525C362C,0x4A0C150C49D8A123
.word 0x7962EC77A41FB066,0x5D3A087AF3417D04,0x7076F96031DC3B2E,0x404EC3D105D02FDD
.word 0x5484F578189A7A8B,0x65EA86F819037E03,0x4367E6F2AE35B27A,0x63C1CF869394DB43
.word 0x59421109269E583C,0x6B9F1B529C8598EF,0x4C877DCC129AF1BD,0x58401EDBF56D884F
.word 0x754C5475E3F8BFCF,0x1111111111111111,0x786213BFF3FAE203,0x53F6C77223F8D4B5
.word 0x5304A0C74815DFBF,0x701BFCF2B7E84DED,0x72C3DEDE1BA476AD,0x557C05371C0A436C
.word 0x741CECCDBAEBBBB3,0x577156E9E5C72202,0x641D1FEFF6E59822,0x623B6D2C45E6AFC6
.word 0x6976994C37A754F0,0x4CE48C6E6963A020,0x4EDDBCD1CF3CD3AC,0x706AAA8FC1AE08E4
.word 0x674DE62D8E4ACB59,0x791423B583AF7749,0x4589009608F70D0A,0x55159D9A3430F238
.word 0x70BD250BE3048518,0x6D1B60128C603831,0x5397AB7F0E29CEE8,0x58EF0102374A9A97
.word 0x625D9DBD94D1E2D1,0x5E8439437165FDF6,0x4F621F3A37353266,0x426B3ACC1149F170
.word 0x59D789FA7FA3F476,0x4C4353E0D30D6D4B,0x492F120FA02F0B1C,0x720DFD78A97CFF59
.word 0x5BC2140E14551D39,0x68718C039D4656B9,0x7FFFFFFFFFFFFFFF,0x48F63330CBC9A739
.word 0x6E47955AFD5F8C20,0x44972B6AD10F9D2A,0x46578121CA1151A1,0x46281A1E7672B320
.word 0x4094CC803E05BD98,0x5FF5B63C7812A363,0x6AF41E217F7612C5,0x4B7B4452B1E208AC
.word 0x750F8A67FA5E72E4,0x51C8ECF29B5E8AD1,0x580550353D81B486,0x668CD4C5F3970ABF
.word 0x480BEE00A16715AD,0x4888D5AC9EE02467,0x77C3DDBA62669040,0x48D55CDF7F706867
.word 0x720670341FE6E445,0x6CAE4383191C2CC9,0x4F9E28BAD0270344,0x46DAD4328A8A3979
.word 0x55B7AEB598729716,0x76D0F139C5FF97C5,0x4B876EB39C2DC380,0x781ADC2AD91E6FDF
.word 0x53BDEAF8F4AA0625,0x624D7EA5B9A73772,0x75A02137A787850D,0x4259BDE1C33A32E6
len: .word 100
.text
daddi $t0,$zero,8 # $t0 = i = 8
ld $t1,len($zero) # $t1 = len
dsll $t1,$t1,3 # $t1 = len*8
for: slt $t2,$t0,$t1 # i < len?
beqz $t2,out # yes - exit
dadd $t3,$zero,$t0 # $t3=j=i
ld $t4,array($t0) # $t4=B=a[i]
loop: slt $t2,$zero,$t3 # j>0 ?
beqz $t2,over # no -exit
daddi $t5,$t3,-8 # $t5=j-1
ld $t6,array($t5) # get $t6=a[j-1]
slt $t2,$t6,$t4 # >B ?
beqz $t2,over
sd $t6,array($t3) # a[j]=a[j-1]
dadd $t3,$zero,$t5 # j--
j loop
over: sd $t4,array($t3) # a[j] = B
daddi $t0,$t0,8 # i++
j for
out: halt
|
AhmedBaher22/ISO-TP-lib
| 22,953
|
hex_parser/s-file.s
|
S01C000068656C6C6F5F776F726C645F6D706335373438672E737265638F
S30900FA0000005A0002A0
S30900FA001001000000EB
S315010000007C00014670000000702000007040000076
S31501000010706000007080000070A0000070C00000D9
S3150100002070E00000710000007120000071400000C6
S31501000030716000007180000071A0000071C00000B5
S3150100004071E00000720000007220000072400000A2
S31501000050726000007280000072A0000072C0000091
S3150100006072E000007300000073200000734000007E
S31501000070736000007380000073A0000073C000006D
S3150100008073E000007C2103A67C2FF1207C2903A6C6
S315010000907C3043A67C3143A67C3243A67C3343A6FF
S315010000A07C3A0BA67C3B0BA67C3A8BA67C3B8BA6AB
S315010000B07C3D0BA67C3F0BA67C2043A67C3E0BA673
S315010000C07FE803A6709FE4057080C00070A000035E
S315010000D07CA903A67078052054640010707B012862
S315010000E054640010707FE7007060C1025464000020
S315010000F0188481407A20FFE070A0E00470A0C0005F
S315010001007CA53C707CA903A670A8E00070A0C00085
S315010001101805090018A580807A20FFF87060020191
S315010001207C75FBA600017060E0027C70FBA60001F5
S315010001307CC000A670C2C0007CC001247028E0000B
S315010001407024C2E071A8E00071B2C2B87040E1004B
S315010001507056C4E0180106C078002F7178002FFD93
S30D010001607C008146780033059D
S3150100100078001D804400440044004400440044002C
S3150100101078001D9E440044004400440044004400FE
S3150100102078001DDC440044004400440044004400B0
S3150100103078001E0644004400440044004400440075
S3150100104078001E304400440044004400440044003B
S3150100105078001E68440044004400440044004400F3
S3150100106078001E92440044004400440044004400B9
S3150100107078001F98440044004400440044004400A2
S3150100108078001EAC4400440044004400440044007F
S3150100109078001ED644004400440044004400440045
S315010010A078001EF444004400440044004400440017
S309010010B078001F1E80
S3150100200001002BC801002BC801002BC801002BC8F9
S3150100201001002BC801002BC801002BC801002BC8E9
S3150100202001002BC801002BC801002BC801002BC8D9
S3150100203001002BC801002BC801002BC801002BC8C9
S3150100204001002BC801002BC801002BC801002BC8B9
S3150100205001002BC801002BC801002BC801002BC8A9
S3150100206001002BC801002BC801002BC801002BC899
S3150100207001002BC801002BC801002BC801002BC889
S3150100208001002BC801002BC801002BC801002BC879
S3150100209001002BC801002BC801002BC801002BC869
S315010020A001002BC801002BC801002BC801002BC859
S315010020B001002BC801002BC801002BC801002BC849
S315010020C001002BC801002BC801002BC801002BC839
S315010020D001002BC801002BC801002BC801002BC829
S315010020E001002BC801002BC801002BC801002BC819
S315010020F001002BC801002BC801002BC801002BC809
S3150100210001002BC801002BC801002BC801002BC8F8
S3150100211001002BC801002BC801002BC801002BC8E8
S3150100212001002BC801002BC801002BC801002BC8D8
S3150100213001002BC801002BC801002BC801002BC8C8
S3150100214001002BC801002BC801002BC801002BC8B8
S3150100215001002BC801002BC801002BC801002BC8A8
S3150100216001002BC801002BC801002BC801002BC898
S3150100217001002BC801002BC801002BC801002BC888
S3150100218001002BC801002BC801002BC801002BC878
S3150100219001002BC801002BC801002BC801002BC868
S315010021A001002BC801002BC801002BC801002BC858
S315010021B001002BC801002BC801002BC801002BC848
S315010021C001002BC801002BC801002BC801002BC838
S315010021D001002BC801002BC801002BC801002BC828
S315010021E001002BC801002BC801002BC801002BC818
S315010021F001002BC801002BC801002BC801002BC808
S3150100220001002BC801002BC801002BC801002BC8F7
S3150100221001002BC801002BC801002BC801002BC8E7
S3150100222001002BC801002BC801002BC801002BC8D7
S3150100223001002BC801002BC801002BC801002BC8C7
S3150100224001002BC801002BC801002BC801002BC8B7
S3150100225001002BC801002BC801002BC801002BC8A7
S3150100226001002BC801002BC801002BC801002BC897
S3150100227001002BC801002BC801002BC801002BC887
S3150100228001002BC801002BC801002BC801002BC877
S3150100229001002BC801002BC801002BC801002BC867
S315010022A001002BC801002BC801002BC801002BC857
S315010022B001002BC801002BC801002BC801002BC847
S315010022C001002BC801002BC801002BC801002BC837
S315010022D001002BC801002BC801002BC801002BC827
S315010022E001002BC801002BC801002BC801002BC817
S315010022F001002BC801002BC801002BC801002BC807
S3150100230001002BC801002BC801002BC801002BC8F6
S3150100231001002BC801002BC801002BC801002BC8E6
S3150100232001002BC801002BC801002BC801002BC8D6
S3150100233001002BC801002BC801002BC801002BC8C6
S3150100234001002BC801002BC801002BC801002BC8B6
S3150100235001002BC801002BC801002BC801002BC8A6
S3150100236001002BC801002BC801002BC801002BC896
S3150100237001002BC801002BC801002BC801002BC886
S3150100238001002BC801002BC801002BC801002BC876
S3150100239001002BC801002BC801002BC801002BC866
S315010023A001002BC801002BC801002BC801002BC856
S315010023B001002BC801002BC801002BC801002BC846
S315010023C001002BC801002BC801002BC801002BC836
S315010023D001002BC801002BC801002BC801002BC826
S315010023E001002BC801002BC801002BC801002BC816
S315010023F001002BC801002BC801002BC801002BC806
S3150100240001002BC801002BC801002BC801002BC8F5
S3150100241001002BC801002BC801002BC801002BC8E5
S3150100242001002BC801002BC801002BC801002BC8D5
S3150100243001002BC801002BC801002BC801002BC8C5
S3150100244001002BC801002BC801002BC801002BC8B5
S3150100245001002BC801002BC801002BC801002BC8A5
S3150100246001002BC801002BC801002BC801002BC895
S3150100247001002BC801002BC801002BC801002BC885
S3150100248001002BC801002BC801002BC801002BC875
S3150100249001002BC801002BC801002BC801002BC865
S315010024A001002BC801002BC801002BC801002BC855
S315010024B001002BC801002BC801002BC801002BC845
S315010024C001002BC801002BC801002BC801002BC835
S315010024D001002BC801002BC801002BC801002BC825
S315010024E001002BC801002BC801002BC801002BC815
S315010024F001002BC801002BC801002BC801002BC805
S3150100250001002BC801002BC801002BC801002BC8F4
S3150100251001002BC801002BC801002BC801002BC8E4
S3150100252001002BC801002BC801002BC801002BC8D4
S3150100253001002BC801002BC801002BC801002BC8C4
S3150100254001002BC801002BC801002BC801002BC8B4
S3150100255001002BC801002BC801002BC801002BC8A4
S3150100256001002BC801002BC801002BC801002BC894
S3150100257001002BC801002BC801002BC801002BC884
S3150100258001002BC801002BC801002BC801002BC874
S3150100259001002BC801002BC801002BC801002BC864
S315010025A001002BC801002BC801002BC801002BC854
S315010025B001002BC801002BC801002BC801002BC844
S315010025C001002BC801002BC801002BC801002BC834
S315010025D001002BC801002BC801002BC801002BC824
S315010025E001002BC801002BC801002BC801002BC814
S315010025F001002BC801002BC801002BC801002BC804
S3150100260001002BC801002BC801002BC801002BC8F3
S3150100261001002BC801002BC801002BC801002BC8E3
S3150100262001002BC801002BC801002BC801002BC8D3
S3150100263001002BC801002BC801002BC801002BC8C3
S3150100264001002BC801002BC801002BC801002BC8B3
S3150100265001002BC801002BC801002BC801002BC8A3
S3150100266001002BC801002BC801002BC801002BC893
S3150100267001002BC801002BC801002BC801002BC883
S3150100268001002BC801002BC801002BC801002BC873
S3150100269001002BC801002BC801002BC801002BC863
S315010026A001002BC801002BC801002BC801002BC853
S315010026B001002BC801002BC801002BC801002BC843
S315010026C001002BC801002BC801002BC801002BC833
S315010026D001002BC801002BC801002BC801002BC823
S315010026E001002BC801002BC801002BC801002BC813
S315010026F001002BC801002BC801002BC801002BC803
S3150100270001002BC801002BC801002BC801002BC8F2
S3150100271001002BC801002BC801002BC801002BC8E2
S3150100272001002BC801002BC801002BC801002BC8D2
S3150100273001002BC801002BC801002BC801002BC8C2
S3150100274001002BC801002BC801002BC801002BC8B2
S3150100275001002BC801002BC801002BC801002BC8A2
S3150100276001002BC801002BC801002BC801002BC892
S3150100277001002BC801002BC801002BC801002BC882
S3150100278001002BC801002BC801002BC801002BC872
S3150100279001002BC801002BC801002BC801002BC862
S315010027A001002BC801002BC801002BC801002BC852
S315010027B001002BC801002BC801002BC801002BC842
S315010027C001002BC801002BC801002BC801002BC832
S315010027D001002BC801002BC801002BC801002BC822
S315010027E001002BC801002BC801002BC801002BC812
S315010027F001002BC801002BC801002BC801002BC802
S3150100280001002BC801002BC801002BC801002BC8F1
S3150100281001002BC801002BC801002BC801002BC8E1
S3150100282001002BC801002BC801002BC801002BC8D1
S3150100283001002BC801002BC801002BC801002BC8C1
S3150100284001002BC801002BC801002BC801002BC8B1
S3150100285001002BC801002BC801002BC801002BC8A1
S3150100286001002BC801002BC801002BC801002BC891
S3150100287001002BC801002BC801002BC801002BC881
S3150100288001002BC801002BC801002BC801002BC871
S3150100289001002BC801002BC801002BC801002BC861
S315010028A001002BC801002BC801002BC801002BC851
S315010028B001002BC801002BC801002BC801002BC841
S315010028C001002BC801002BC801002BC801002BC831
S315010028D001002BC801002BC801002BC801002BC821
S315010028E001002BC801002BC801002BC801002BC811
S315010028F001002BC801002BC801002BC801002BC801
S3150100290001002BC801002BC801002BC801002BC8F0
S3150100291001002BC801002BC801002BC801002BC8E0
S3150100292001002BC801002BC801002BC801002BC8D0
S3150100293001002BC801002BC801002BC801002BC8C0
S3150100294001002BC801002BC801002BC801002BC8B0
S3150100295001002BC801002BC801002BC801002BC8A0
S3150100296001002BC801002BC801002BC801002BC890
S3150100297001002BC801002BC801002BC801002BC880
S3150100298001002BC801002BC801002BC801002BC870
S3150100299001002BC801002BC801002BC801002BC860
S315010029A001002BC801002BC801002BC801002BC850
S315010029B001002BC801002BC801002BC801002BC840
S315010029C001002BC801002BC801002BC801002BC830
S315010029D001002BC801002BC801002BC801002BC820
S315010029E001002BC801002BC801002BC801002BC810
S315010029F001002BC801002BC801002BC801002BC800
S31501002A0001002BC801002BC801002BC801002BC8EF
S31501002A1001002BC801002BC801002BC801002BC8DF
S31501002A2001002BC801002BC801002BC801002BC8CF
S31501002A3001002BC801002BC801002BC801002BC8BF
S31501002A4001002BC801002BC801002BC801002BC8AF
S31501002A5001002BC801002BC801002BC801002BC89F
S31501002A6001002BC801002BC801002BC801002BC88F
S31501002A7001002BC801002BC801002BC801002BC87F
S31501002A8001002BC801002BC801002BC801002BC86F
S31501002A9001002BC801002BC801002BC801002BC85F
S31501002AA001002BC801002BC801002BC801002BC84F
S31501002AB001002BC801002BC801002BC801002BC83F
S31501002AC001002BC801002BC801002BC801002BC82F
S31501002AD001002BC801002BC801002BC801002BC81F
S31501002AE001002BC801002BC801002BC801002BC80F
S31501002AF001002BC801002BC801002BC801002BC8FF
S31501002B0001002BC801002BC801002BC801002BC8EE
S31501002B1001002BC801002BC801002BC801002BC8DE
S31501002B2001002BC801002BC801002BC801002BC8CE
S31501002B3001002BC801002BC801002BC801002BC8BE
S31501002B4001002BC801002BC801002BC801002BC8AE
S31501002B5001002BC801002BC801002BC801002BC89E
S31501002B6001002BC801002BC801002BC801002BC88E
S31501002B7001002BC801002BC801002BC801002BC87E
S31501002B8001002BC801002BC801002BC801002BC86E
S31501002B9001002BC801002BC801002BC801002BC85E
S31501002BA001002BC801002BC801002BC801002BC84E
S31501002BB001002BC801002BC801002BC801002BC83E
S31101002BC001002BC801002BC878000000A2
S31501002BD07068E00070E8E0001C6312B81CE712B8E8
S31501002BE02027063722577A01001670E0E0001CE71D
S31501002BF000002A077A12000800B700060004440004
S31501002C007068E0007088E0001C6312B81C8412B87A
S31501002C1006346A246A147C8401957A12001670C0FF
S31501002C20E0001CC600002A067A12000800B600065B
S31501002C3000044400182106E800801B810908D70119
S31501002C407388E00030FC12B82A077A02006A73E83A
S31501002C50E00073A0E10050FF12BC1FBD34FC70C040
S31501002C60E1001FFF12BC1FC6350006DE6A2E1BDE01
S31501002C7084FF0DE77A00001C20077CE61070D07FE8
S31501002C807CFD302E00B70007C07F0DE77A10FFEC00
S31501002C9079FFFF4170E0E0001CE700002A077A1285
S31501002CA000107060E1001C63351878FFD357481790
S31501002CB034FC12B8C70100901B8108082171000479
S31501002CC0182106F80080D301C30100902071000489
S31501002CD0182106F8008070E0E000D3011CE700002F
S31501002CE02A077A1200187060E1007088E0001C6300
S31501002CF035181C8412C078FFD30B70E8E0001CE77E
S31501002D0012B80173C0732A077A02000EC30100903C
S31501002D10207179FFFEEE70E0E0001CE700002A0753
S31501002D207A12FFEC00B7000779FFFFE4182106F8D5
S31501002D300080D301C301009020710004000000004F
S31501002D40D931DA41DB51DC61DD715501003855219C
S31501002D50003C55410040556100445581004800053D
S31501002D60C931CA41CB51CC61CD71510100385121D4
S31501002D70003C514100405161004451810048000529
S31501002D80182106B0D4010080D50179FFFFB77C0078
S31501002D9000A67000D2007C00012479FFFE2F79FF86
S31501002DA0FFC3C5010090C4011C2100500008182171
S31501002DB006B0D4010080D50100A0D6017C0102A68F
S31501002DC0D7017C000026D80179FFFF797C0000A697
S31501002DD07000D2007C00012479FFFDF179FFFF85A7
S31501002DE0C8017C0FF120C7017C0103A6C60100B012
S31501002DF0C5010090C4011C210050000B182106B02A
S31501002E00D4010080D5017C1E0AA6D60179FFFF35C3
S31501002E107C0000A67000D2007C00012479FFFDAD84
S31501002E2079FFFF41C6017C1E0BA6C5010090C401B6
S31501002E301C2100500008182106B0D4010080D501DC
S31501002E407C1E0AA6D60179FFFEFB7C0000A6700057
S31501002E50D2007C00012479FFFD7379FFFF07C601CB
S31501002E607C1E0BA6C5010090C4011C210050000860
S31501002E70182106B01881110CD231707FE404506319
S31501002E8000207C008146C0331821111400931801DB
S31501002E90112400051821101418011024707FE40470
S31501002EA07C0006AC7C00014654630030C2311881B7
S31501002EB0100C1C2100500008182106B0D401008016
S31501002EC0D5017C1E0AA6D60179FFFE797C0000A6F3
S31501002ED07000D2007C00012479FFFCF179FFFE85A8
S31501002EE0C6017C1E0BA6C5010090C4011C21005021
S31501002EF00008182106B0D4010080D5017C1E0AA65F
S31501002F00D60179FFFE3F7C0000A67000D2007C004E
S31501002F10012479FFFCB779FFFE4BC6017C1E0BA687
S31501002F20C5010090C4011C2100500008182106B0FB
S31501002F30D4010080D5017C1E0AA6D60179FFFE05C3
S31501002F407C0000A67000D2007C00012479FFFC7D84
S31501002F5079FFFE11C6017C1E0BA6C5010090C401B6
S31501002F601C2100500008182106B0D4010080D501AB
S31501002F7079FFFDD17C0000A67000D2007C000124FF
S31501002F8079FFFC4979FFFDDDC5010090C4011C21D3
S31501002F900050000A182106B0D4010080D5017C1E1C
S31501002FA00AA6D60179FFFD9D7C0000A67000D2001D
S31501002FB07C00012479FFFC1579FFFDA9C6017C1E61
S31501002FC00BA6C5010090C4011C2100500008182160
S31501002FD006B0D4010080D5017C1E0AA6D60179FF70
S31501002FE0FD637C0000A67000D2007C00012479FFFD
S31501002FF0FBDB79FFFD6FC6017C1E0BA6C5010090A8
S31501003000C4011C2100500008182106B0D40100801B
S31501003010D50179FFFD2F7C0000A67000D2007C004F
S31501003020012479FFFBA779FFFD3BC5010090C4018F
S315010030301C21005000087148E0007160E100512A2E
S315010030400C001D6B34E01849A8007A1A000600042A
S31501003050542A0C00506B0008508B000C7C83200016
S315010030607A16000851AB0004506B0014508B0018FF
S315010030707C8320007A160008504B00107800042843
S31501003080182106F00080D3F1D50173E0E1001FFF9E
S31501003090350818FF02FC73E79FFF7A12001400B788
S315010030A0000718FF02FC73E79FFF7A02FFF4C501D0
S315010030B00090C3F120F10004182106F80080D30125
S315010030C0C3010090207100047CFE42A600C72207BE
S315010030D07A12002222177A12002E2A077A02003A61
S315010030E070FFE404C06761F6D0674806D4677800CC
S315010030F0002E70FFE404C06761B6D0674806D56745
S315010031007800001C70FFE404C0676176D06748064A
S31501003110D6677800000A00007800000070E0E10040
S315010031201CE710007CFF0BA670FFE400C067652654
S31501003130D067C0676516D067C0676536D06770FF10
S31501003140E000C0676536D067C0676526D067C0678F
S315010031506516D06700040000182106F0D3F170E06F
S31501003160E10050E735202A077A1200427060E1003B
S315010031701C6335207CFF10706C47077F043F2C00D1
S31501003180C153C243C3737CC538517A120018040473
S315010031907CE5021400B618C7000118C404017A20A0
S315010031A0FFF820B30DF37A02FFDA7CFE42A674E73C
S315010031B015BB70C0E1001CC6350C7CC6382E70E804
S315010031C0E0001CE70000D07670E0E10050E73560D2
S315010031D02A077A1200387060E1001C6335646C3787
S315010031E07C033A142C0F4804C053C1737CC5385173
S315010031F07A1200127CE5FA1400B6188704017A20C7
S31501003200FFFC20730D037A02FFE2C3F120F10004F3
S31501003210182106E80080D7011BA1090C2A037A129E
S31501003220001C013D014F480E01F37800007B200E82
S315010032301BFF80840DDE7A02FFF24803C70100906E
S315010032401BA1080C217100047CE300D046377CE702
S31501003250003418E784E02A077A10000A0000780093
S31501003260000048004805712000001929D1804887CF
S3150100327000B71960B00F7C8700307CE748387CE7DF
S315010032805C307C8606302E167CC658304467447501
S3150100329000E520007A20FFDEA0737CA73A78B073A0
S315010032A0000400007CE300D046377CE7003418E7D1
S315010032B084E02A077A10000A000078000000C17332
S315010032C07007A9077A01000A000078000000C263AE
S315010032D0480422167A12000C74C68B9D18C4D201BA
S315010032E0CA035163000CC76374C5E087C66374C61D
S315010032F0BA1144561965C00F4465C86374C6935B19
S315010033004465C56374C6B2534465C96374C6C1CF07
S3150100331044567405C98D4465CB6374C69B194456DE
S315010033204464700B98007A02010022007A0200FAC6
S315010033305163001018E6C00F30E300807CAB00D06B
S315010033407D6528387CA5003418A584E02A057A1005
S31501003350000A00007800000022077A01000A000036
S3150100336078000000580B000018C6B00F00E670BFC9
S315010033707FFE7CA5323046052E174267445700E78B
S315010033805CEB0000780000A218E5020422F77A122D
S31501003390001618E6C00FC043C8751CE702906C27DB
S315010033A07CC4392E7A20FFE430C3007023E67A010B
S315010033B0000A0000780000004817426750C30074F5
S315010033C02A067A12005861E622067A020010C053D4
S315010033D0CA654476DA657800000CC053CA6545763D
S315010033E0DA6550C3007418C684FE22067A110010ED
S315010033F0C053CC654476DC657800000CC053CC65BF
S315010034004576DC65C053C8654576D865C063D47614
S31501003410C053C6654467D6750004C063C6567CA70B
S315010034203878D6760004C063C17318E780906C279C
S315010034307C86392ECB732A177A02001018A3802CAA
S31501003440488700B779FFFF4400040000182106F001
S31501003450D2312C05C2717CC72A14D2612A077A029D
S31501003460FFF620F100040000182106F00080D501C6
S315010034701BC1090879FFFBC348D37088E0001C848F
S315010034800C0479FFFD8F73C0E00A73DFC48073E219
S31501003490671201E379FFFFB901F3490479FFFDAD35
S315010034A079FFFFF2182106F0008044005401001450
S315010034B079FFF82179FFFBCD50010014009020F12E
S315010034C000040000182106F0008044005401001495
S315010034D079FFF76550010014009020F10004000007
S315010034E0010034E0400092B8400012B8400012B822
S311010034F00100B4E0010034E001003518D1
S30D010034FCFFFFFFFF00000000C5
S30D01003504FFFFFFFF00000000BC
S3110100350CFC040020FC040024FC04002840
S30D010035180000000000000000A4
S3150100352000000005010020004000000001002C0001
S315010035300100357440000C0001003574010035743A
S3150100354040000C0001003C2C01003C2C400012B84C
S3150100355001003C2C01003C2C400012D801003C2CFF
S3150100356000000002400012B8400012B8400012B834
S30901003570400012D826
S3150100357400000000FFFC00000000009400000002AF
S3150100358400000000FFFC171200000000000000000C
S31501003594000000000000000000000000000000011F
S315010035A40000000000000000000000000000000010
S315010035B40000000000000000000000000000000000
S315010035C400000000000000000000000000000000F0
S315010035D400000000000000000000000000000000E0
S315010035E400000000000000000000000000000000D0
S315010035F40000000000000000FFFC000000000019AC
S315010036040000000200000000FFFC17020000000198
S31501003614000000000000000000000000000000009F
S31501003624000000000000000100000010000000106E
S31501003634000000100000001000000010000000103F
S31501003644000000100000001000000000000000004F
S31501003654000000000000000000000000000000005F
S31501003664000000000000000000000000000000004F
S31501003674000000000000000000000000FFFC000044
S31501003684000000180000000200000000FFFC170201
S31501003694000000010000000000000000000000001E
S315010036A400000000000000000000000100000010FE
S315010036B400000010000000100000001000000010BF
S315010036C400000010000000100000001000000000BF
S315010036D400000000000000000000000000000000DF
S315010036E400000000000000000000000000000000CF
S315010036F400000000000000000000000000000000BF
S31501003704FFFC000000000030000000020000000081
S31501003714FFFC170600000001000000000000000085
S31501003724000000000000000000000000000000018D
S31501003734000000100000001000000010000000103E
S31501003744000000100000001000000010000000102E
S31501003754000000000000000000000000000000005E
S31501003764000000000000000000000000000000004E
S31501003774000000000000000000000000000000003E
S3150100378400000000FFFC0000000000310000000200
S3150100379400000000FFFC1706000000010000000005
S315010037A4000000000000000000000000000000000E
S315010037B400000001000000100000001000000010CD
S315010037C400000010000000100000001000000010AE
S315010037D400000010000000000000000000000000CE
S315010037E400000000000000000000000000000000CE
S315010037F400000000000000000000000000000000BE
S315010038040000000000000000FFFC00000000003280
S315010038140000000200000000FFFC17060000000182
S31501003824000000000000000000000000000000008D
S31501003834000000000000000100000010000000105C
S31501003844000000100000001000000010000000102D
S31501003854000000100000001000000000000000003D
S31501003864000000000000000000000000000000004D
S31501003874000000000000000000000000000000003D
S31501003884000000000000000000000000FFFC000032
S31501003894000000330000000200000000FFFC1706D0
S315010038A4000000010000000000000000000000000C
S315010038B400000000000000000000000100000010EC
S315010038C400000010000000100000001000000010AD
S315010038D400000010000000100000001000000000AD
S315010038E400000000000000000000000000000000CD
S315010038F400000000000000000000000000000000BD
S3150100390400000000000000000000000000000000AC
S31501003914FFFC00000000003400000002000000006B
S31501003924FFFC170600000001000000000000000073
S31501003934000000000000000000000000000000017B
S31501003944000000100000001000000010000000102C
S31501003954000000100000001000000010000000101C
S31501003964000000000000000000000000000000004C
S31501003974000000000000000000000000000000003C
S31501003984000000000000000000000000000000002C
S3150100399400000000FFFC00000000003500000002EA
S315010039A400000000FFFC17060000000100000000F3
S315010039B400000000000000000000000000000000FC
S315010039C400000001000000100000001000000010BB
S315010039D4000000100000001000000010000000109C
S315010039E400000010000000000000000000000000BC
S315010039F400000000000000000000000000000000BC
S31501003A0400000000000000000000000000000000AB
S31501003A140000000000000000FFFC0000000000366A
S31501003A240000000200000000FFFC17060000000170
S31501003A34000000000000000000000000000000007B
S31501003A44000000000000000100000010000000104A
S31501003A54000000100000001000000010000000101B
S31501003A64000000100000001000000000000000002B
S31501003A74000000000000000000000000000000003B
S31501003A84000000000000000000000000000000002B
S31501003A94000000000000000000000000FFFC000020
S31501003AA4000000370000000200000000FFFC1706BA
S31501003AB400000001000000000000000000000000FA
S31501003AC400000000000000000000000100000010DA
S31501003AD4000000100000001000000010000000109B
S31501003AE4000000100000001000000010000000009B
S31501003AF400000000000000000000000000000000BB
S31501003B0400000000000000000000000000000000AA
S31501003B14000000000000000000000000000000009A
S31501003B24FFFC000000000038000000020000000055
S31501003B34FFFC170600000001000000000000000061
S31501003B440000000000000000000000000000000169
S31501003B54000000100000001000000010000000101A
S31501003B64000000100000001000000010000000100A
S31501003B74000000000000000000000000000000003A
S31501003B84000000000000000000000000000000002A
S31501003B94000000000000000000000000000000001A
S31501003BA400000000FFFC00000000001400000002F9
S31501003BB400000000FFFC17020000000100000000E5
S31501003BC400000000000000000000000000000000EA
S31501003BD400000001000000100000001000000010A9
S31501003BE4000000100000001000000010000000108A
S31501003BF400000010000000000000000000000000AA
S31501003C0400000000000000000000000000000000A9
S31501003C140000000000000000000000000000000099
S30D01003C24000000000000000091
S70501000000F9
|
AineeJames/rust6502
| 7,219
|
examples/wozmon/wozmon.s
|
; The WOZ Monitor for the Apple 1
; Written by Steve Wozniak in 1976
.segment "WOZMON"
; Page 0 Variables
XAML = $24 ; Last "opened" location Low
XAMH = $25 ; Last "opened" location High
STL = $26 ; Store address Low
STH = $27 ; Store address High
L = $28 ; Hex value parsing Low
H = $29 ; Hex value parsing High
YSAV = $2A ; Used to see if hex value is given
MODE = $2B ; $00=XAM, $7F=STOR, $AE=BLOCK XAM
; Other Variables
IN = $0200 ; Input buffer to $027F
KBD = $FE01 ; PIA.A keyboard input
DSP = $FE00 ; PIA.B display output register
RESET: ;CLD ; Clear decimal arithmetic mode.
;CLI
LDY #$7F ; Mask for DSP data direction register.
NOTCR: CMP #$08 ; BACKSPACE?
BEQ BACKSPACE ; Yes.
CMP #$9B ; ESC?
BEQ ESCAPE ; Yes.
INY ; Advance text index.
BPL NEXTCHAR ; Auto ESC if > 127.
ESCAPE: LDA #'\' ; "\".
JSR ECHO ; Output it.
GETLINE: LDA #$0d ; CR.
JSR ECHO ; Output it.
LDY #$01 ; Initialize text index.
BACKSPACE: DEY ; Back up text index.
BMI GETLINE ; Beyond start of line, reinitialize.
NEXTCHAR: LDA KBD ; Key ready?
CMP #0
BEQ NEXTCHAR ; Loop until ready.
PHA
LDA #0
STA KBD
PLA
STA IN,Y ; Add to text buffer.
JSR ECHO ; Display character.
CMP #$0d ; CR?
BNE NOTCR ; No so continue.
LDY #$FF ; Reset text index.
LDA #$00 ; For XAM mode.
TAX ; 0->X.
SETSTOR: ASL ; Leaves $7B if setting STOR mode.
SETMODE: STA MODE ; $00=XAM, $7B=STOR, $AE=BLOCK XAM.
BLSKIP: INY ; Advance text index.
NEXTITEM: LDA IN,Y ; Get character.
CMP #$0d ; CR?
BEQ GETLINE ; Yes, done this line.
CLC
ADC #$80
CMP #'.' + $80 ; "."?
BCC BLSKIP ; Skip delimiter.
BEQ SETMODE ; Set BLOCK XAM mode.
CMP #':' + $80 ; ":"?
BEQ SETSTOR ; Yes. Set STOR mode.
CMP #'R' + $80 ; "R"?
BEQ RUN ; Yes. Run user program.
STX L ; $00->L.
STX H ; and H.
STY YSAV ; Save Y for comparison.
NEXTHEX: LDA IN,Y ; Get character for hex test.
EOR #$30 ; Map digits to $0-9.
CMP #$0d ; Digit?
BCC DIG ; Yes.
EOR #$30 ; Map digits to $0-9.
CLC
ADC #$fa-$41
CMP #$fa ; Hex letter?
BCC NOTHEX ; No, character not hex.
DIG: ASL
ASL ; Hex digit to MSD of A.
ASL
ASL
LDX #$04 ; Shift count.
HEXSHIFT:
ASL ; Hex digit left, MSB to carry.
ROL L ; Rotate into LSD.
ROL H ; Rotate into MSD’s.
DEX ; Done 4 shifts?
BNE HEXSHIFT ; No, loop.
INY ; Advance text index.
BNE NEXTHEX ; Always taken. Check next character for hex.
NOTHEX: CPY YSAV ; Check if L, H empty (no hex digits).
BEQ ESCAPE ; Yes, generate ESC sequence.
BIT MODE ; Test MODE byte.
BVC NOTSTOR ; B6=0 STOR, 1 for XAM and BLOCK XAM
LDA L ; LSD’s of hex data.
STA (STL,X) ; Store at current ‘store index’.
INC STL ; Inc
BNE NEXTITEM ; Get next item. (no carry).
INC STH ; Add carry to ‘store index’ high order.
TONEXTITEM: JMP NEXTITEM ; Get next command item.
RUN: JMP (XAML) ; Run at current XAM index.
NOTSTOR: BMI XAMNEXT ; B7=0 for XAM, 1 for BLOCK XAM.
LDX #$02 ; Byte count.
SETADR: LDA L-1,X ; Copy hex data to
STA STL-1,X ; ‘store index’.
STA XAML-1,X ; And to ‘XAM index’.
DEX ; Next of 2 bytes.
BNE SETADR ; Loop unless X=0.
NXTPRNT: BNE PRDATA ; NE means no address to print.
LDA #$0D ; CR.
JSR ECHO ; Output it.
LDA XAMH ; ‘Examine index’ high-order byte.
JSR PRBYTE ; Output it in hex format.
LDA XAML ; Low-order ‘examine index’ byte.
JSR PRBYTE ; Output it in hex format.
LDA #':' ; ":".
JSR ECHO ; Output it.
PRDATA: LDA #$20 ; Blank.
JSR ECHO ; Output it.
LDA (XAML,X) ; Get data byte at ‘examine index’.
JSR PRBYTE ; Output it in hex format.
XAMNEXT: STX MODE ; 0->MODE (XAM mode).
LDA XAML
CMP L ; Compare ‘examine index’ to hex data.
LDA XAMH
SBC H
BCS TONEXTITEM ; Not less, so no more data to output.
INC XAML
BNE MOD8CHK ; Increment ‘examine index’.
INC XAMH
MOD8CHK: LDA XAML ; Check low-order ‘examine index’ byte
AND #$07 ; For MOD 8=0
BPL NXTPRNT ; Always taken.
PRBYTE: PHA ; Save A for LSD.
LSR
LSR
LSR ; MSD to LSD position.
LSR
JSR PRHEX ; Output hex digit.
PLA ; Restore A.
PRHEX: CLC
AND #$0F ; Mask LSD for hex print.
ADC #'0' ; Add "0".
CMP #$3a ; Digit? meaning <= ALU
BCC ECHO ; Yes, output it.
ADC #$06 ; Add offset for letter.
ECHO: ; DA bit (B7) cleared yet?
; No, wait for display.
STA DSP ; Output character. Sets DA.
PHA
LDA #0
STA DSP
PLA
RTS ; Return.
; Interrupt Vectors
.segment "RESETVEC"
.WORD $0F00 ; NMI
.WORD RESET ; RESET
.WORD $0000 ; BRK/IRQ
|
Airxs/StarryOS-2k1000
| 2,868
|
crates/alter_trap/src/trap.S
|
.section .text
// a0: [input] read addr; [output] value to be read
// a1: [input] should be 0; [output] 0 if ok, scause if trapped
.type __alter_trap_read_usize, %function
__alter_trap_read_usize:
#mv a1, zero
ld a0, 0(a0)
ret
// a0: [input] write addr
// a1: [input] should be 0; [output] 0 if ok, scause if trapped
// a2: [input] value to be write
.type __alter_trap_write_usize, %function
__alter_trap_write_usize:
#mv a1, zero
sd a2, 0(a0)
ret
// a0: [input] read/write addr; [output] value to be read
// a1: [input] should be 0; [output] 0 if ok, scause if trapped
.type __alter_trap_read_write_usize, %function
__alter_trap_read_write_usize:
#mv a1, zero
mv a2, a0
ld a0, 0(a2)
sd a1, 0(a2)
sd a0, 0(a2)
ret
// a0: [input] read addr; [output] value to be read
// a1: [input] should be 0; [output] 0 if ok, scause if trapped
.type __alter_trap_read_u8, %function
__alter_trap_read_u8:
#mv a1, zero
lb a0, 0(a0)
ret
// a0: [input] write addr
// a1: [input] should be 0; [output] 0 if ok, scause if trapped
// a2: [input] value to be write
.type __alter_trap_write_u8, %function
__alter_trap_write_u8:
#mv a1, zero
sb a2, 0(a0)
ret
// a0: [input] start addr of slice;
// a1: [input] should be 0; [output] 0 if ok, scause if trapped
// a2: [input] end addr of slice;
.type __alter_trap_check_slice_readable, %function
__alter_trap_check_slice_readable:
#mv a1, zero
lb t0, 0(a0) # try read at start point of slice
lui t1, 0x1000 # page size
sub t0, zero, t1 # mask of page size, =0xFFFFFFFFFFFFF000
and a0, a0, t0
add a0, a0, t1 # a0 switch to next page
.Lcheck_loop_read:
bltu a2, a0, .Lcheck_end_read # check if a0 crossed endpoint a2
lb t0, 0(a0)
add a0, a0, t1 # a0 switch to next page
j .Lcheck_loop_read
.Lcheck_end_read:
ret
// a0: [input] start addr of slice;
// a1: [input] should be 0; [output] 0 if ok, scause if trapped
// a2: [input] end addr of slice;
.type __alter_trap_check_slice_writable, %function
__alter_trap_check_slice_writable:
#mv a1, zero
sb a1, 0(a0) # try write at start point of slice
# we must carefully write BYTE instand of DWORD,
# cuz the other bytes may belong to other objects.
lui t1, 0x1000 # page size
sub t0, zero, t1 # mask of page size, =0xFFFFFFFFFFFFF000
and a0, a0, t0
add a0, a0, t1 # a0 switch to next page
.Lcheck_loop_write:
bltu a2, a0, .Lcheck_end_write # check if a0 crossed endpoint a2
sb a1, 0(a0)
add a0, a0, t1 # a0 switch to next page
j .Lcheck_loop_write
.Lcheck_end_write:
ret
// if trapped, write scause to a1,
// and return next intr of __alter_trap_(read/write)_at
.type __alter_trap_entry, %function
.align 2
__alter_trap_entry:
csrw sepc, ra # ra -> __try_x_user_u8's return addr
csrr a1, scause
sret
|
Airxs/StarryOS-2k1000
| 1,604
|
modules/axhal/linker.lds.S
|
OUTPUT_ARCH(%ARCH%)
BASE_ADDRESS = %KERNEL_BASE%;
ENTRY(_start)
SECTIONS
{
. = BASE_ADDRESS;
_skernel = .;
.text : ALIGN(4K) {
_stext = .;
*(.text.boot)
*(.text .text.*)
. = ALIGN(4K);
_etext = .;
}
.rodata : ALIGN(4K) {
_srodata = .;
*(.rodata .rodata.*)
*(.srodata .srodata.*)
*(.sdata2 .sdata2.*)
. = ALIGN(4K);
_erodata = .;
}
.data : ALIGN(4K) {
_sdata = .;
*(.data.boot_page_table)
. = ALIGN(4K);
*(.data .data.*)
*(.sdata .sdata.*)
*(.got .got.*)
}
.tdata : ALIGN(0x10) {
_stdata = .;
*(.tdata .tdata.*)
_etdata = .;
}
.tbss : ALIGN(0x10) {
_stbss = .;
*(.tbss .tbss.*)
*(.tcommon)
_etbss = .;
}
. = ALIGN(4K);
_percpu_start = .;
.percpu 0x0 : AT(_percpu_start) {
_percpu_load_start = .;
*(.percpu .percpu.*)
_percpu_load_end = .;
. = ALIGN(64);
_percpu_size_aligned = .;
. = _percpu_load_start + _percpu_size_aligned * %SMP%;
}
. = _percpu_start + SIZEOF(.percpu);
_percpu_end = .;
. = ALIGN(4K);
_edata = .;
.bss : AT(.) ALIGN(4K) {
boot_stack = .;
*(.bss.stack)
. = ALIGN(4K);
boot_stack_top = .;
_sbss = .;
*(.bss .bss.*)
*(.sbss .sbss.*)
*(COMMON)
. = ALIGN(4K);
_ebss = .;
}
_ekernel = .;
/DISCARD/ : {
*(.comment) *(.gnu*) *(.note*) *(.eh_frame*)
}
}
|
Airxs/StarryOS-2k1000
| 4,307
|
modules/axhal/src/platform/x86_pc/multiboot.S
|
# Bootstrapping from 32-bit with the Multiboot specification.
# See https://www.gnu.org/software/grub/manual/multiboot/multiboot.html
.section .text.boot
.code32
.global _start
_start:
mov edi, eax # arg1: magic: 0x2BADB002
mov esi, ebx # arg2: multiboot info
jmp bsp_entry32
.balign 4
.type multiboot_header, STT_OBJECT
multiboot_header:
.int {mb_hdr_magic} # magic: 0x1BADB002
.int {mb_hdr_flags} # flags
.int -({mb_hdr_magic} + {mb_hdr_flags}) # checksum
.int multiboot_header - {offset} # header_addr
.int _skernel - {offset} # load_addr
.int _edata - {offset} # load_end
.int _ebss - {offset} # bss_end_addr
.int _start - {offset} # entry_addr
# Common code in 32-bit, prepare states to enter 64-bit.
.macro ENTRY32_COMMON
# set data segment selectors
mov ax, 0x18
mov ss, ax
mov ds, ax
mov es, ax
mov fs, ax
mov gs, ax
# set PAE, PGE bit in CR4
mov eax, {cr4}
mov cr4, eax
# load the temporary page table
lea eax, [.Ltmp_pml4 - {offset}]
mov cr3, eax
# set LME, NXE bit in IA32_EFER
mov ecx, {efer_msr}
mov edx, 0
mov eax, {efer}
wrmsr
# set protected mode, write protect, paging bit in CR0
mov eax, {cr0}
mov cr0, eax
.endm
# Common code in 64-bit
.macro ENTRY64_COMMON
# clear segment selectors
xor ax, ax
mov ss, ax
mov ds, ax
mov es, ax
mov fs, ax
mov gs, ax
.endm
.code32
bsp_entry32:
lgdt [.Ltmp_gdt_desc - {offset}] # load the temporary GDT
ENTRY32_COMMON
ljmp 0x10, offset bsp_entry64 - {offset} # 0x10 is code64 segment
.code32
.global ap_entry32
ap_entry32:
ENTRY32_COMMON
ljmp 0x10, offset ap_entry64 - {offset} # 0x10 is code64 segment
.code64
bsp_entry64:
ENTRY64_COMMON
# set RSP to boot stack
movabs rsp, offset {boot_stack}
add rsp, {boot_stack_size}
# call rust_entry(magic, mbi)
movabs rax, offset {entry}
call rax
jmp .Lhlt
.code64
ap_entry64:
ENTRY64_COMMON
# set RSP to high address (already set in ap_start.S)
mov rax, {offset}
add rsp, rax
# call rust_entry_secondary(magic)
mov rdi, {mb_magic}
movabs rax, offset {entry_secondary}
call rax
jmp .Lhlt
.Lhlt:
hlt
jmp .Lhlt
.section .rodata
.balign 8
.Ltmp_gdt_desc:
.short .Ltmp_gdt_end - .Ltmp_gdt - 1 # limit
.long .Ltmp_gdt - {offset} # base
.section .data
.balign 16
.Ltmp_gdt:
.quad 0x0000000000000000 # 0x00: null
.quad 0x00cf9b000000ffff # 0x08: code segment (base=0, limit=0xfffff, type=32bit code exec/read, DPL=0, 4k)
.quad 0x00af9b000000ffff # 0x10: code segment (base=0, limit=0xfffff, type=64bit code exec/read, DPL=0, 4k)
.quad 0x00cf93000000ffff # 0x18: data segment (base=0, limit=0xfffff, type=32bit data read/write, DPL=0, 4k)
.Ltmp_gdt_end:
.balign 4096
.Ltmp_pml4:
# 0x0000_0000 ~ 0xffff_ffff
.quad .Ltmp_pdpt_low - {offset} + 0x3 # PRESENT | WRITABLE | paddr(tmp_pdpt)
.zero 8 * 510
# 0xffff_ff80_0000_0000 ~ 0xffff_ff80_ffff_ffff
.quad .Ltmp_pdpt_high - {offset} + 0x3 # PRESENT | WRITABLE | paddr(tmp_pdpt)
# FIXME: may not work on macOS using hvf as the CPU does not support 1GB page (pdpe1gb)
.Ltmp_pdpt_low:
.quad 0x0000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x0)
.quad 0x40000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x4000_0000)
.quad 0x80000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x8000_0000)
.quad 0xc0000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0xc000_0000)
.zero 8 * 508
.Ltmp_pdpt_high:
.quad 0x0000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x0)
.quad 0x40000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x4000_0000)
.quad 0x80000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0x8000_0000)
.quad 0xc0000000 | 0x83 # PRESENT | WRITABLE | HUGE_PAGE | paddr(0xc000_0000)
.zero 8 * 508
|
Airxs/StarryOS-2k1000
| 1,965
|
modules/axhal/src/platform/x86_pc/ap_start.S
|
# Boot application processors into the protected mode.
# Each non-boot CPU ("AP") is started up in response to a STARTUP
# IPI from the boot CPU. Section B.4.2 of the Multi-Processor
# Specification says that the AP will start in real mode with CS:IP
# set to XY00:0000, where XY is an 8-bit value sent with the
# STARTUP. Thus this code must start at a 4096-byte boundary.
#
# Because this code sets DS to zero, it must sit
# at an address in the low 2^16 bytes.
.equ pa_ap_start32, ap_start32 - ap_start + {start_page_paddr}
.equ pa_ap_gdt, .Lap_tmp_gdt - ap_start + {start_page_paddr}
.equ pa_ap_gdt_desc, .Lap_tmp_gdt_desc - ap_start + {start_page_paddr}
.equ stack_ptr, {start_page_paddr} + 0xff0
.equ entry_ptr, {start_page_paddr} + 0xff8
# 0x6000
.section .text
.code16
.p2align 12
.global ap_start
ap_start:
cli
wbinvd
xor ax, ax
mov ds, ax
mov es, ax
mov ss, ax
mov fs, ax
mov gs, ax
# load the 64-bit GDT
lgdt [pa_ap_gdt_desc]
# switch to protected-mode
mov eax, cr0
or eax, (1 << 0)
mov cr0, eax
# far jump to 32-bit code. 0x8 is code32 segment selector
ljmp 0x8, offset pa_ap_start32
.code32
ap_start32:
mov esp, [stack_ptr]
mov eax, [entry_ptr]
jmp eax
.balign 8
# .type multiboot_header, STT_OBJECT
.Lap_tmp_gdt_desc:
.short .Lap_tmp_gdt_end - .Lap_tmp_gdt - 1 # limit
.long pa_ap_gdt # base
.balign 16
.Lap_tmp_gdt:
.quad 0x0000000000000000 # 0x00: null
.quad 0x00cf9b000000ffff # 0x08: code segment (base=0, limit=0xfffff, type=32bit code exec/read, DPL=0, 4k)
.quad 0x00af9b000000ffff # 0x10: code segment (base=0, limit=0xfffff, type=64bit code exec/read, DPL=0, 4k)
.quad 0x00cf93000000ffff # 0x18: data segment (base=0, limit=0xfffff, type=32bit data read/write, DPL=0, 4k)
.Lap_tmp_gdt_end:
# 0x7000
.p2align 12
.global ap_end
ap_end:
|
Airxs/StarryOS-2k1000
| 3,772
|
modules/axhal/src/arch/loongarch64/trap.S
|
.macro SAVE_REGS
st.d $ra, $sp, 8
st.d $tp, $sp, 16
csrrd $t0, 0x32
st.d $t0, $sp, 96
st.d $a0, $sp, 32
st.d $a1, $sp, 40
st.d $a2, $sp, 48
st.d $a3, $sp, 56
st.d $a4, $sp, 64
st.d $a5, $sp, 72
st.d $a6, $sp, 80
st.d $a7, $sp, 88
st.d $t1, $sp, 104
st.d $t2, $sp, 112
st.d $t3, $sp, 120
st.d $t4, $sp, 128
st.d $t5, $sp, 136
st.d $t6, $sp, 144
st.d $t7, $sp, 152
st.d $t8, $sp, 160
st.d $r21, $sp,168
st.d $fp, $sp, 176
st.d $s0, $sp, 184
st.d $s1, $sp, 192
st.d $s2, $sp, 200
st.d $s3, $sp, 208
st.d $s4, $sp, 216
st.d $s5, $sp, 224
st.d $s6, $sp, 232
st.d $s7, $sp, 240
st.d $s8, $sp, 248
.endm
.macro RESTORE_REGS
ld.d $ra, $sp, 8
ld.d $tp, $sp, 16
ld.d $a0, $sp, 32
ld.d $a1, $sp, 40
ld.d $a2, $sp, 48
ld.d $a3, $sp, 56
ld.d $a4, $sp, 64
ld.d $a5, $sp, 72
ld.d $a6, $sp, 80
ld.d $a7, $sp, 88
ld.d $t0, $sp, 96
ld.d $t1, $sp, 104
ld.d $t2, $sp, 112
ld.d $t3, $sp, 120
ld.d $t4, $sp, 128
ld.d $t5, $sp, 136
ld.d $t6, $sp, 144
ld.d $t7, $sp, 152
ld.d $t8, $sp, 160
ld.d $r21, $sp,168
ld.d $fp, $sp, 176
ld.d $s0, $sp, 184
ld.d $s1, $sp, 192
ld.d $s2, $sp, 200
ld.d $s3, $sp, 208
ld.d $s4, $sp, 216
ld.d $s5, $sp, 224
ld.d $s6, $sp, 232
ld.d $s7, $sp, 240
ld.d $s8, $sp, 248
.endm
.section .text
.balign 4096
.global trap_vector_base
trap_vector_base:
csrwr $t0, 0x32
csrrd $t0, 0x1
andi $t0, $t0, 0x3
bnez $t0, .Lfrom_userspace
.Lfrom_kernel:
move $t0, $sp
addi.d $sp, $sp, -{trapframe_size} // allocate space
// save kernel sp
st.d $t0, $sp, 24
b .Lcommon // $t0 save info
.Lfrom_userspace:
csrwr $sp, 0x33 // save user sp into SAVE1 CSR
csrrd $sp, 0x30 // restore kernel sp
addi.d $sp, $sp, -{trapframe_size} // allocate space
// save user sp
csrrd $t0, 0x33
st.d $t0, $sp, 24
.Lcommon:
// save the registers.
SAVE_REGS
csrrd $t2, 0x1
st.d $t2, $sp, 8*32 // prmd
csrrd $t1, 0x6
st.d $t1, $sp, 8*33 // era
csrrd $t1, 0x7
st.d $t1, $sp, 8*34 // badv
csrrd $t1, 0x0
st.d $t1, $sp, 8*35 // crmd
move $a0, $sp
csrrd $t0, 0x1
andi $a1, $t0, 0x3 // if user or kernel
bl loongarch64_trap_handler
// restore the registers.
ld.d $t1, $sp, 8*33 // era
csrwr $t1, 0x6
ld.d $t2, $sp, 8*32 // prmd
csrwr $t2, 0x1
RESTORE_REGS
// restore sp
ld.d $sp, $sp, 24
ertn
#define LOONGARCH_CSR_TLBRENTRY 0x88 /* TLB refill exception entry */
#define LOONGARCH_CSR_TLBRBADV 0x89 /* TLB refill badvaddr */
#define LOONGARCH_CSR_TLBRERA 0x8a /* TLB refill ERA */
#define LOONGARCH_CSR_TLBRSAVE 0x8b /* KScratch for TLB refill exception */
#define LOONGARCH_CSR_TLBRELO0 0x8c /* TLB refill entrylo0 */
#define LOONGARCH_CSR_TLBRELO1 0x8d /* TLB refill entrylo1 */
#define LOONGARCH_CSR_TLBREHI 0x8e /* TLB refill entryhi */
#define LOONGARCH_CSR_PGDL 0x19 /* Page table base address when VA[47] = 0 */
#define LOONGARCH_CSR_PGDH 0x1a /* Page table base address when VA[47] = 1 */
#define LOONGARCH_CSR_PGD 0x1b /* Page table base */
.section .text
.balign 4096
.global handle_tlb_refill
handle_tlb_refill:
csrwr $t0, 0x8b
csrrd $t0, 0x1b
lddir $t0, $t0, 3
lddir $t0, $t0, 1
ldpte $t0, 0
ldpte $t0, 1
tlbfill
csrrd $t0, 0x8b
ertn
|
Airxs/StarryOS-2k1000
| 2,034
|
modules/axhal/src/arch/riscv/trap.S
|
.macro SAVE_REGS, from_user
addi sp, sp, -{trapframe_size}
PUSH_GENERAL_REGS
csrr t0, sepc
csrr t1, sstatus
csrrw t2, sscratch, zero // save sscratch (sp) and zero it
STR t0, sp, 31 // tf.sepc
STR t1, sp, 32 // tf.sstatus
STR t2, sp, 1 // tf.regs.sp
.short 0xa622 // fsd fs0,264(sp)
.short 0xaa26 // fsd fs1,272(sp)
.if \from_user == 1
LDR t1, sp, 2 // load user gp with CPU ID
LDR t0, sp, 3 // load supervisor tp
STR gp, sp, 2 // save user gp and tp
STR tp, sp, 3
mv gp, t1
mv tp, t0
.endif
.endm
.macro RESTORE_REGS, from_user
.if \from_user == 1
LDR t1, sp, 2
LDR t0, sp, 3
STR gp, sp, 2 // load user gp and tp
STR tp, sp, 3 // save supervisor tp
mv gp, t1
mv tp, t0
addi t0, sp, {trapframe_size} // put supervisor sp to scratch
csrw sscratch, t0
.endif
LDR t0, sp, 31
LDR t1, sp, 32
csrw sepc, t0
csrw sstatus, t1
.short 0x2432 // fld fs0,264(sp)
.short 0x24d2 // fld fs1,272(sp)
POP_GENERAL_REGS
LDR sp, sp, 1 // load sp from tf.regs.sp
.endm
.section .text
.balign 4
.global trap_vector_base
trap_vector_base:
// sscratch == 0: trap from S mode
// sscratch != 0: trap from U mode
csrrw sp, sscratch, sp // switch sscratch and sp
bnez sp, .Ltrap_entry_u
csrr sp, sscratch // put supervisor sp back
j .Ltrap_entry_s
.Ltrap_entry_s:
SAVE_REGS 0
mv a0, sp
li a1, 0
call riscv_trap_handler
RESTORE_REGS 0
sret
.Ltrap_entry_u:
SAVE_REGS 1
mv a0, sp
li a1, 1
call riscv_trap_handler
RESTORE_REGS 1
sret
|
Airxs/StarryOS-2k1000
| 1,505
|
modules/axhal/src/arch/x86_64/trap.S
|
.equ NUM_INT, 256
.altmacro
.macro DEF_HANDLER, i
.Ltrap_handler_\i:
.if \i == 8 || (\i >= 10 && \i <= 14) || \i == 17
# error code pushed by CPU
push \i # interrupt vector
jmp .Ltrap_common
.else
push 0 # fill in error code in TrapFrame
push \i # interrupt vector
jmp .Ltrap_common
.endif
.endm
.macro DEF_TABLE_ENTRY, i
.quad .Ltrap_handler_\i
.endm
.section .text
.code64
_trap_handlers:
.set i, 0
.rept NUM_INT
DEF_HANDLER %i
.set i, i + 1
.endr
.Ltrap_common:
test byte ptr [rsp + 3 * 8], 3 # swap GS if it comes from user space
jz 1f
swapgs
1:
push r15
push r14
push r13
push r12
push r11
push r10
push r9
push r8
push rdi
push rsi
push rbp
push rbx
push rdx
push rcx
push rax
mov rdi, rsp
call x86_trap_handler
pop rax
pop rcx
pop rdx
pop rbx
pop rbp
pop rsi
pop rdi
pop r8
pop r9
pop r10
pop r11
pop r12
pop r13
pop r14
pop r15
test byte ptr [rsp + 3 * 8], 3 # swap GS back if return to user space
jz 2f
swapgs
2:
add rsp, 16 # pop vector, error_code
iretq
.section .rodata
.global trap_handler_table
trap_handler_table:
.set i, 0
.rept NUM_INT
DEF_TABLE_ENTRY %i
.set i, i + 1
.endr
|
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.