IR_x86
string
IR_arm
string
filename
string
; ModuleID = 'AnghaBench/linux/sound/pci/emu10k1/extr_emupcm.c_snd_emu10k1_pcm_mixer_notify1.c' source_filename = "AnghaBench/linux/sound/pci/emu10k1/extr_emupcm.c_snd_emu10k1_pcm_mixer_notify1.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.snd_ctl_elem_id = type { i32 } %struct.TYPE_2__ = type { i32 } @SNDRV_CTL_ELEM_ACCESS_INACTIVE = dso_local local_unnamed_addr global i32 0, align 4 @SNDRV_CTL_EVENT_MASK_VALUE = dso_local local_unnamed_addr global i32 0, align 4 @SNDRV_CTL_EVENT_MASK_INFO = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @snd_emu10k1_pcm_mixer_notify1], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @snd_emu10k1_pcm_mixer_notify1(ptr nocapture noundef readonly %0, ptr noundef %1, i32 noundef %2, i32 noundef %3) #0 { %5 = alloca %struct.snd_ctl_elem_id, align 4 call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %5) #3 %6 = icmp eq ptr %1, null br i1 %6, label %30, label %7 7: ; preds = %4 %8 = icmp eq i32 %3, 0 %9 = load i32, ptr @SNDRV_CTL_ELEM_ACCESS_INACTIVE, align 4, !tbaa !5 br i1 %8, label %17, label %10 10: ; preds = %7 %11 = xor i32 %9, -1 %12 = load ptr, ptr %1, align 8, !tbaa !9 %13 = sext i32 %2 to i64 %14 = getelementptr inbounds %struct.TYPE_2__, ptr %12, i64 %13 %15 = load i32, ptr %14, align 4, !tbaa !12 %16 = and i32 %15, %11 store i32 %16, ptr %14, align 4, !tbaa !12 br label %23 17: ; preds = %7 %18 = load ptr, ptr %1, align 8, !tbaa !9 %19 = sext i32 %2 to i64 %20 = getelementptr inbounds %struct.TYPE_2__, ptr %18, i64 %19 %21 = load i32, ptr %20, align 4, !tbaa !12 %22 = or i32 %21, %9 store i32 %22, ptr %20, align 4, !tbaa !12 br label %23 23: ; preds = %17, %10 %24 = load i32, ptr %0, align 4, !tbaa !14 %25 = load i32, ptr @SNDRV_CTL_EVENT_MASK_VALUE, align 4, !tbaa !5 %26 = load i32, ptr @SNDRV_CTL_EVENT_MASK_INFO, align 4, !tbaa !5 %27 = or i32 %26, %25 %28 = call i32 @snd_ctl_build_ioff(ptr noundef nonnull %5, ptr noundef nonnull %1, i32 noundef %2) #3 %29 = call i32 @snd_ctl_notify(i32 noundef %24, i32 noundef %27, i32 noundef %28) #3 br label %30 30: ; preds = %4, %23 call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %5) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @snd_ctl_notify(i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @snd_ctl_build_ioff(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !11, i64 0} !10 = !{!"snd_kcontrol", !11, i64 0} !11 = !{!"any pointer", !7, i64 0} !12 = !{!13, !6, i64 0} !13 = !{!"TYPE_2__", !6, i64 0} !14 = !{!15, !6, i64 0} !15 = !{!"snd_emu10k1", !6, i64 0}
; ModuleID = 'AnghaBench/linux/sound/pci/emu10k1/extr_emupcm.c_snd_emu10k1_pcm_mixer_notify1.c' source_filename = "AnghaBench/linux/sound/pci/emu10k1/extr_emupcm.c_snd_emu10k1_pcm_mixer_notify1.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.snd_ctl_elem_id = type { i32 } %struct.TYPE_2__ = type { i32 } @SNDRV_CTL_ELEM_ACCESS_INACTIVE = common local_unnamed_addr global i32 0, align 4 @SNDRV_CTL_EVENT_MASK_VALUE = common local_unnamed_addr global i32 0, align 4 @SNDRV_CTL_EVENT_MASK_INFO = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @snd_emu10k1_pcm_mixer_notify1], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @snd_emu10k1_pcm_mixer_notify1(ptr nocapture noundef readonly %0, ptr noundef %1, i32 noundef %2, i32 noundef %3) #0 { %5 = alloca %struct.snd_ctl_elem_id, align 4 call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %5) #3 %6 = icmp eq ptr %1, null br i1 %6, label %30, label %7 7: ; preds = %4 %8 = icmp eq i32 %3, 0 %9 = load i32, ptr @SNDRV_CTL_ELEM_ACCESS_INACTIVE, align 4, !tbaa !6 br i1 %8, label %17, label %10 10: ; preds = %7 %11 = xor i32 %9, -1 %12 = load ptr, ptr %1, align 8, !tbaa !10 %13 = sext i32 %2 to i64 %14 = getelementptr inbounds %struct.TYPE_2__, ptr %12, i64 %13 %15 = load i32, ptr %14, align 4, !tbaa !13 %16 = and i32 %15, %11 store i32 %16, ptr %14, align 4, !tbaa !13 br label %23 17: ; preds = %7 %18 = load ptr, ptr %1, align 8, !tbaa !10 %19 = sext i32 %2 to i64 %20 = getelementptr inbounds %struct.TYPE_2__, ptr %18, i64 %19 %21 = load i32, ptr %20, align 4, !tbaa !13 %22 = or i32 %21, %9 store i32 %22, ptr %20, align 4, !tbaa !13 br label %23 23: ; preds = %17, %10 %24 = load i32, ptr %0, align 4, !tbaa !15 %25 = load i32, ptr @SNDRV_CTL_EVENT_MASK_VALUE, align 4, !tbaa !6 %26 = load i32, ptr @SNDRV_CTL_EVENT_MASK_INFO, align 4, !tbaa !6 %27 = or i32 %26, %25 %28 = call i32 @snd_ctl_build_ioff(ptr noundef nonnull %5, ptr noundef nonnull %1, i32 noundef %2) #3 %29 = call i32 @snd_ctl_notify(i32 noundef %24, i32 noundef %27, i32 noundef %28) #3 br label %30 30: ; preds = %4, %23 call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %5) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @snd_ctl_notify(i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @snd_ctl_build_ioff(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !12, i64 0} !11 = !{!"snd_kcontrol", !12, i64 0} !12 = !{!"any pointer", !8, i64 0} !13 = !{!14, !7, i64 0} !14 = !{!"TYPE_2__", !7, i64 0} !15 = !{!16, !7, i64 0} !16 = !{!"snd_emu10k1", !7, i64 0}
linux_sound_pci_emu10k1_extr_emupcm.c_snd_emu10k1_pcm_mixer_notify1
; ModuleID = 'AnghaBench/redis/src/extr_memtest.c_memtest_compare.c' source_filename = "AnghaBench/redis/src/extr_memtest.c_memtest_compare.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @.str = private unnamed_addr constant [51 x i8] c"\0A*** MEMORY ERROR DETECTED: %p != %p (%lu vs %lu)\0A\00", align 1 ; Function Attrs: nounwind uwtable define dso_local noundef i32 @memtest_compare(ptr noundef %0, i64 noundef %1, i32 noundef %2) local_unnamed_addr #0 { %4 = lshr i64 %1, 4 %5 = and i64 %1, 4095 %6 = icmp eq i64 %5, 0 %7 = zext i1 %6 to i32 %8 = tail call i32 @assert(i32 noundef %7) #3 %9 = icmp ult i64 %1, 16 br i1 %9, label %36, label %10 10: ; preds = %3 %11 = getelementptr inbounds i64, ptr %0, i64 %4 %12 = icmp ne i32 %2, 0 br label %13 13: ; preds = %10, %33 %14 = phi ptr [ %11, %10 ], [ %27, %33 ] %15 = phi ptr [ %0, %10 ], [ %26, %33 ] %16 = phi i64 [ 0, %10 ], [ %34, %33 ] %17 = load i64, ptr %15, align 8, !tbaa !5 %18 = load i64, ptr %14, align 8, !tbaa !5 %19 = icmp eq i64 %17, %18 br i1 %19, label %25, label %20 20: ; preds = %13 %21 = icmp eq i32 %2, 0 br i1 %21, label %36, label %22 22: ; preds = %20 %23 = tail call i32 @printf(ptr noundef nonnull @.str, ptr noundef nonnull %15, ptr noundef nonnull %14, i64 noundef %17, i64 noundef %18) #3 %24 = tail call i32 @exit(i32 noundef 1) #4 unreachable 25: ; preds = %13 %26 = getelementptr inbounds i64, ptr %15, i64 1 %27 = getelementptr inbounds i64, ptr %14, i64 1 %28 = and i64 %16, 65535 %29 = icmp eq i64 %28, 0 %30 = and i1 %12, %29 br i1 %30, label %31, label %33 31: ; preds = %25 %32 = tail call i32 @memtest_progress_step(i64 noundef %16, i64 noundef %4, i8 noundef signext 61) #3 br label %33 33: ; preds = %25, %31 %34 = add nuw nsw i64 %16, 1 %35 = icmp eq i64 %34, %4 br i1 %35, label %36, label %13, !llvm.loop !9 36: ; preds = %33, %3, %20 %37 = phi i32 [ 1, %20 ], [ 0, %3 ], [ 0, %33 ] ret i32 %37 } declare i32 @assert(i32 noundef) local_unnamed_addr #1 declare i32 @printf(ptr noundef, ptr noundef, ptr noundef, i64 noundef, i64 noundef) local_unnamed_addr #1 ; Function Attrs: noreturn declare i32 @exit(i32 noundef) local_unnamed_addr #2 declare i32 @memtest_progress_step(i64 noundef, i64 noundef, i8 noundef signext) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { noreturn "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } attributes #4 = { noreturn nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"long", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = distinct !{!9, !10} !10 = !{!"llvm.loop.mustprogress"}
; ModuleID = 'AnghaBench/redis/src/extr_memtest.c_memtest_compare.c' source_filename = "AnghaBench/redis/src/extr_memtest.c_memtest_compare.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @.str = private unnamed_addr constant [51 x i8] c"\0A*** MEMORY ERROR DETECTED: %p != %p (%lu vs %lu)\0A\00", align 1 ; Function Attrs: nounwind ssp uwtable(sync) define range(i32 0, 2) i32 @memtest_compare(ptr noundef %0, i64 noundef %1, i32 noundef %2) local_unnamed_addr #0 { %4 = lshr i64 %1, 4 %5 = and i64 %1, 4095 %6 = icmp eq i64 %5, 0 %7 = zext i1 %6 to i32 %8 = tail call i32 @assert(i32 noundef %7) #3 %9 = icmp ult i64 %1, 16 br i1 %9, label %36, label %10 10: ; preds = %3 %11 = getelementptr inbounds i64, ptr %0, i64 %4 %12 = icmp ne i32 %2, 0 br label %13 13: ; preds = %10, %33 %14 = phi ptr [ %11, %10 ], [ %27, %33 ] %15 = phi ptr [ %0, %10 ], [ %26, %33 ] %16 = phi i64 [ 0, %10 ], [ %34, %33 ] %17 = load i64, ptr %15, align 8, !tbaa !6 %18 = load i64, ptr %14, align 8, !tbaa !6 %19 = icmp eq i64 %17, %18 br i1 %19, label %25, label %20 20: ; preds = %13 %21 = icmp eq i32 %2, 0 br i1 %21, label %36, label %22 22: ; preds = %20 %23 = tail call i32 @printf(ptr noundef nonnull @.str, ptr noundef nonnull %15, ptr noundef nonnull %14, i64 noundef %17, i64 noundef %18) #3 %24 = tail call i32 @exit(i32 noundef 1) #4 unreachable 25: ; preds = %13 %26 = getelementptr inbounds i8, ptr %15, i64 8 %27 = getelementptr inbounds i8, ptr %14, i64 8 %28 = and i64 %16, 65535 %29 = icmp eq i64 %28, 0 %30 = and i1 %12, %29 br i1 %30, label %31, label %33 31: ; preds = %25 %32 = tail call i32 @memtest_progress_step(i64 noundef %16, i64 noundef %4, i8 noundef signext 61) #3 br label %33 33: ; preds = %25, %31 %34 = add nuw nsw i64 %16, 1 %35 = icmp eq i64 %34, %4 br i1 %35, label %36, label %13, !llvm.loop !10 36: ; preds = %33, %3, %20 %37 = phi i32 [ 1, %20 ], [ 0, %3 ], [ 0, %33 ] ret i32 %37 } declare i32 @assert(i32 noundef) local_unnamed_addr #1 declare i32 @printf(ptr noundef, ptr noundef, ptr noundef, i64 noundef, i64 noundef) local_unnamed_addr #1 ; Function Attrs: noreturn declare i32 @exit(i32 noundef) local_unnamed_addr #2 declare i32 @memtest_progress_step(i64 noundef, i64 noundef, i8 noundef signext) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { noreturn "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } attributes #4 = { noreturn nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = distinct !{!10, !11} !11 = !{!"llvm.loop.mustprogress"}
redis_src_extr_memtest.c_memtest_compare
; ModuleID = 'AnghaBench/citus/src/backend/distributed/commands/extr_function.c_GetDistributionArgIndex.c' source_filename = "AnghaBench/citus/src/backend/distributed/commands/extr_function.c_GetDistributionArgIndex.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @InvalidOid = dso_local local_unnamed_addr global i32 0, align 4 @PROCOID = dso_local local_unnamed_addr global i32 0, align 4 @ERROR = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [36 x i8] c"cache lookup failed for function %u\00", align 1 @.str.1 = private unnamed_addr constant [2 x i8] c"$\00", align 1 @ERRCODE_INVALID_PARAMETER_VALUE = dso_local local_unnamed_addr global i32 0, align 4 @.str.2 = private unnamed_addr constant [81 x i8] c"cannot distribute the function \22%s\22 since the distribution argument is not valid\00", align 1 @.str.3 = private unnamed_addr constant [104 x i8] c"Either provide a valid function argument name or a valid \22$paramIndex\22 to create_distributed_function()\00", align 1 @NAMEDATALEN = dso_local local_unnamed_addr global i32 0, align 4 @.str.4 = private unnamed_addr constant [82 x i8] c"cannot distribute the function \22%s\22 since the distribution argument is not valid \00", align 1 @llvm.compiler.used = appending global [1 x ptr] [ptr @GetDistributionArgIndex], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @GetDistributionArgIndex(i32 noundef %0, ptr noundef %1, ptr nocapture noundef %2) #0 { %4 = alloca ptr, align 8 %5 = alloca ptr, align 8 %6 = alloca ptr, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %4) #3 store ptr null, ptr %4, align 8, !tbaa !5 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %5) #3 store ptr null, ptr %5, align 8, !tbaa !5 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %6) #3 store ptr null, ptr %6, align 8, !tbaa !5 %7 = load i32, ptr @InvalidOid, align 4, !tbaa !9 store i32 %7, ptr %2, align 4, !tbaa !9 %8 = load i32, ptr @PROCOID, align 4, !tbaa !9 %9 = tail call i32 @ObjectIdGetDatum(i32 noundef %0) #3 %10 = tail call ptr @SearchSysCache1(i32 noundef %8, i32 noundef %9) #3 %11 = tail call i32 @HeapTupleIsValid(ptr noundef %10) #3 %12 = icmp eq i32 %11, 0 br i1 %12, label %13, label %16 13: ; preds = %3 %14 = load i32, ptr @ERROR, align 4, !tbaa !9 %15 = tail call i32 @elog(i32 noundef %14, ptr noundef nonnull @.str, i32 noundef %0) #3 br label %16 16: ; preds = %13, %3 %17 = call i32 @get_func_arg_info(ptr noundef %10, ptr noundef nonnull %4, ptr noundef nonnull %5, ptr noundef nonnull %6) #3 %18 = call i64 @argumentStartsWith(ptr noundef %1, ptr noundef nonnull @.str.1) #3 %19 = icmp eq i64 %18, 0 br i1 %19, label %20, label %24 20: ; preds = %16 %21 = icmp sgt i32 %17, 0 br i1 %21, label %22, label %65 22: ; preds = %20 %23 = zext nneg i32 %17 to i64 br label %44 24: ; preds = %16 %25 = getelementptr inbounds i8, ptr %1, i64 1 %26 = call i32 @pg_atoi(ptr noundef nonnull %25, i32 noundef 4, i32 noundef 0) #3 %27 = icmp slt i32 %26, 1 %28 = icmp sgt i32 %26, %17 %29 = select i1 %27, i1 true, i1 %28 br i1 %29, label %30, label %38 30: ; preds = %24 %31 = call ptr @get_func_name(i32 noundef %0) #3 %32 = load i32, ptr @ERROR, align 4, !tbaa !9 %33 = load i32, ptr @ERRCODE_INVALID_PARAMETER_VALUE, align 4, !tbaa !9 %34 = call i32 @errcode(i32 noundef %33) #3 %35 = call i32 @errmsg(ptr noundef nonnull @.str.2, ptr noundef %31) #3 %36 = call i32 @errhint(ptr noundef nonnull @.str.3) #3 %37 = call i32 @ereport(i32 noundef %32, i32 noundef %36) #3 br label %38 38: ; preds = %24, %30 %39 = add nsw i32 %26, -1 %40 = load ptr, ptr %4, align 8, !tbaa !5 %41 = sext i32 %39 to i64 %42 = getelementptr inbounds i32, ptr %40, i64 %41 %43 = load i32, ptr %42, align 4, !tbaa !9 store i32 %43, ptr %2, align 4, !tbaa !9 br label %73 44: ; preds = %22, %56 %45 = phi i64 [ 0, %22 ], [ %57, %56 ] %46 = load ptr, ptr %5, align 8, !tbaa !5 %47 = icmp eq ptr %46, null br i1 %47, label %56, label %48 48: ; preds = %44 %49 = getelementptr inbounds ptr, ptr %46, i64 %45 %50 = load ptr, ptr %49, align 8, !tbaa !5 %51 = icmp eq ptr %50, null br i1 %51, label %56, label %52 52: ; preds = %48 %53 = load i32, ptr @NAMEDATALEN, align 4, !tbaa !9 %54 = call i64 @pg_strncasecmp(ptr noundef nonnull %50, ptr noundef %1, i32 noundef %53) #3 %55 = icmp eq i64 %54, 0 br i1 %55, label %59, label %56 56: ; preds = %44, %52, %48 %57 = add nuw nsw i64 %45, 1 %58 = icmp eq i64 %57, %23 br i1 %58, label %65, label %44, !llvm.loop !11 59: ; preds = %52 %60 = trunc i64 %45 to i32 %61 = load ptr, ptr %4, align 8, !tbaa !5 %62 = and i64 %45, 4294967295 %63 = getelementptr inbounds i32, ptr %61, i64 %62 %64 = load i32, ptr %63, align 4, !tbaa !9 store i32 %64, ptr %2, align 4, !tbaa !9 br label %73 65: ; preds = %56, %20 %66 = call ptr @get_func_name(i32 noundef %0) #3 %67 = load i32, ptr @ERROR, align 4, !tbaa !9 %68 = load i32, ptr @ERRCODE_INVALID_PARAMETER_VALUE, align 4, !tbaa !9 %69 = call i32 @errcode(i32 noundef %68) #3 %70 = call i32 @errmsg(ptr noundef nonnull @.str.4, ptr noundef %66) #3 %71 = call i32 @errhint(ptr noundef nonnull @.str.3) #3 %72 = call i32 @ereport(i32 noundef %67, i32 noundef %71) #3 br label %73 73: ; preds = %65, %59, %38 %74 = phi i32 [ %39, %38 ], [ -1, %65 ], [ %60, %59 ] %75 = call i32 @ReleaseSysCache(ptr noundef %10) #3 %76 = load i32, ptr %2, align 4, !tbaa !9 %77 = load i32, ptr @InvalidOid, align 4, !tbaa !9 %78 = icmp ne i32 %76, %77 %79 = zext i1 %78 to i32 %80 = call i32 @Assert(i32 noundef %79) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %6) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %5) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %4) #3 ret i32 %74 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare ptr @SearchSysCache1(i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @ObjectIdGetDatum(i32 noundef) local_unnamed_addr #2 declare i32 @HeapTupleIsValid(ptr noundef) local_unnamed_addr #2 declare i32 @elog(i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @get_func_arg_info(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare i64 @argumentStartsWith(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @pg_atoi(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare ptr @get_func_name(i32 noundef) local_unnamed_addr #2 declare i32 @ereport(i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @errcode(i32 noundef) local_unnamed_addr #2 declare i32 @errmsg(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @errhint(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 declare i32 @ReleaseSysCache(ptr noundef) local_unnamed_addr #2 declare i32 @Assert(i32 noundef) local_unnamed_addr #2 declare i64 @pg_strncasecmp(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"any pointer", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !10, i64 0} !10 = !{!"int", !7, i64 0} !11 = distinct !{!11, !12} !12 = !{!"llvm.loop.mustprogress"}
; ModuleID = 'AnghaBench/citus/src/backend/distributed/commands/extr_function.c_GetDistributionArgIndex.c' source_filename = "AnghaBench/citus/src/backend/distributed/commands/extr_function.c_GetDistributionArgIndex.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @InvalidOid = common local_unnamed_addr global i32 0, align 4 @PROCOID = common local_unnamed_addr global i32 0, align 4 @ERROR = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [36 x i8] c"cache lookup failed for function %u\00", align 1 @.str.1 = private unnamed_addr constant [2 x i8] c"$\00", align 1 @ERRCODE_INVALID_PARAMETER_VALUE = common local_unnamed_addr global i32 0, align 4 @.str.2 = private unnamed_addr constant [81 x i8] c"cannot distribute the function \22%s\22 since the distribution argument is not valid\00", align 1 @.str.3 = private unnamed_addr constant [104 x i8] c"Either provide a valid function argument name or a valid \22$paramIndex\22 to create_distributed_function()\00", align 1 @NAMEDATALEN = common local_unnamed_addr global i32 0, align 4 @.str.4 = private unnamed_addr constant [82 x i8] c"cannot distribute the function \22%s\22 since the distribution argument is not valid \00", align 1 @llvm.used = appending global [1 x ptr] [ptr @GetDistributionArgIndex], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @GetDistributionArgIndex(i32 noundef %0, ptr noundef %1, ptr nocapture noundef %2) #0 { %4 = alloca ptr, align 8 %5 = alloca ptr, align 8 %6 = alloca ptr, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %4) #3 store ptr null, ptr %4, align 8, !tbaa !6 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %5) #3 store ptr null, ptr %5, align 8, !tbaa !6 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %6) #3 store ptr null, ptr %6, align 8, !tbaa !6 %7 = load i32, ptr @InvalidOid, align 4, !tbaa !10 store i32 %7, ptr %2, align 4, !tbaa !10 %8 = load i32, ptr @PROCOID, align 4, !tbaa !10 %9 = tail call i32 @ObjectIdGetDatum(i32 noundef %0) #3 %10 = tail call ptr @SearchSysCache1(i32 noundef %8, i32 noundef %9) #3 %11 = tail call i32 @HeapTupleIsValid(ptr noundef %10) #3 %12 = icmp eq i32 %11, 0 br i1 %12, label %13, label %16 13: ; preds = %3 %14 = load i32, ptr @ERROR, align 4, !tbaa !10 %15 = tail call i32 @elog(i32 noundef %14, ptr noundef nonnull @.str, i32 noundef %0) #3 br label %16 16: ; preds = %13, %3 %17 = call i32 @get_func_arg_info(ptr noundef %10, ptr noundef nonnull %4, ptr noundef nonnull %5, ptr noundef nonnull %6) #3 %18 = call i64 @argumentStartsWith(ptr noundef %1, ptr noundef nonnull @.str.1) #3 %19 = icmp eq i64 %18, 0 br i1 %19, label %20, label %24 20: ; preds = %16 %21 = icmp sgt i32 %17, 0 br i1 %21, label %22, label %65 22: ; preds = %20 %23 = zext nneg i32 %17 to i64 br label %44 24: ; preds = %16 %25 = getelementptr inbounds i8, ptr %1, i64 1 %26 = call i32 @pg_atoi(ptr noundef nonnull %25, i32 noundef 4, i32 noundef 0) #3 %27 = icmp slt i32 %26, 1 %28 = icmp sgt i32 %26, %17 %29 = select i1 %27, i1 true, i1 %28 br i1 %29, label %30, label %38 30: ; preds = %24 %31 = call ptr @get_func_name(i32 noundef %0) #3 %32 = load i32, ptr @ERROR, align 4, !tbaa !10 %33 = load i32, ptr @ERRCODE_INVALID_PARAMETER_VALUE, align 4, !tbaa !10 %34 = call i32 @errcode(i32 noundef %33) #3 %35 = call i32 @errmsg(ptr noundef nonnull @.str.2, ptr noundef %31) #3 %36 = call i32 @errhint(ptr noundef nonnull @.str.3) #3 %37 = call i32 @ereport(i32 noundef %32, i32 noundef %36) #3 br label %38 38: ; preds = %24, %30 %39 = add nsw i32 %26, -1 %40 = load ptr, ptr %4, align 8, !tbaa !6 %41 = sext i32 %39 to i64 %42 = getelementptr inbounds i32, ptr %40, i64 %41 %43 = load i32, ptr %42, align 4, !tbaa !10 store i32 %43, ptr %2, align 4, !tbaa !10 br label %73 44: ; preds = %22, %56 %45 = phi i64 [ 0, %22 ], [ %57, %56 ] %46 = load ptr, ptr %5, align 8, !tbaa !6 %47 = icmp eq ptr %46, null br i1 %47, label %56, label %48 48: ; preds = %44 %49 = getelementptr inbounds ptr, ptr %46, i64 %45 %50 = load ptr, ptr %49, align 8, !tbaa !6 %51 = icmp eq ptr %50, null br i1 %51, label %56, label %52 52: ; preds = %48 %53 = load i32, ptr @NAMEDATALEN, align 4, !tbaa !10 %54 = call i64 @pg_strncasecmp(ptr noundef nonnull %50, ptr noundef %1, i32 noundef %53) #3 %55 = icmp eq i64 %54, 0 br i1 %55, label %59, label %56 56: ; preds = %44, %52, %48 %57 = add nuw nsw i64 %45, 1 %58 = icmp eq i64 %57, %23 br i1 %58, label %65, label %44, !llvm.loop !12 59: ; preds = %52 %60 = trunc nuw nsw i64 %45 to i32 %61 = load ptr, ptr %4, align 8, !tbaa !6 %62 = and i64 %45, 4294967295 %63 = getelementptr inbounds i32, ptr %61, i64 %62 %64 = load i32, ptr %63, align 4, !tbaa !10 store i32 %64, ptr %2, align 4, !tbaa !10 br label %73 65: ; preds = %56, %20 %66 = call ptr @get_func_name(i32 noundef %0) #3 %67 = load i32, ptr @ERROR, align 4, !tbaa !10 %68 = load i32, ptr @ERRCODE_INVALID_PARAMETER_VALUE, align 4, !tbaa !10 %69 = call i32 @errcode(i32 noundef %68) #3 %70 = call i32 @errmsg(ptr noundef nonnull @.str.4, ptr noundef %66) #3 %71 = call i32 @errhint(ptr noundef nonnull @.str.3) #3 %72 = call i32 @ereport(i32 noundef %67, i32 noundef %71) #3 br label %73 73: ; preds = %65, %59, %38 %74 = phi i32 [ %39, %38 ], [ -1, %65 ], [ %60, %59 ] %75 = call i32 @ReleaseSysCache(ptr noundef %10) #3 %76 = load i32, ptr %2, align 4, !tbaa !10 %77 = load i32, ptr @InvalidOid, align 4, !tbaa !10 %78 = icmp ne i32 %76, %77 %79 = zext i1 %78 to i32 %80 = call i32 @Assert(i32 noundef %79) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %6) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %5) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %4) #3 ret i32 %74 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare ptr @SearchSysCache1(i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @ObjectIdGetDatum(i32 noundef) local_unnamed_addr #2 declare i32 @HeapTupleIsValid(ptr noundef) local_unnamed_addr #2 declare i32 @elog(i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @get_func_arg_info(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare i64 @argumentStartsWith(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @pg_atoi(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare ptr @get_func_name(i32 noundef) local_unnamed_addr #2 declare i32 @ereport(i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @errcode(i32 noundef) local_unnamed_addr #2 declare i32 @errmsg(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @errhint(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 declare i32 @ReleaseSysCache(ptr noundef) local_unnamed_addr #2 declare i32 @Assert(i32 noundef) local_unnamed_addr #2 declare i64 @pg_strncasecmp(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !11, i64 0} !11 = !{!"int", !8, i64 0} !12 = distinct !{!12, !13} !13 = !{!"llvm.loop.mustprogress"}
citus_src_backend_distributed_commands_extr_function.c_GetDistributionArgIndex
; ModuleID = 'AnghaBench/fastsocket/kernel/arch/mips/loongson/common/extr_bonito-irq.c_bonito_irq_enable.c' source_filename = "AnghaBench/fastsocket/kernel/arch/mips/loongson/common/extr_bonito-irq.c_bonito_irq_enable.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @BONITO_IRQ_BASE = dso_local local_unnamed_addr global i32 0, align 4 @BONITO_INTENSET = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @bonito_irq_enable], section "llvm.metadata" ; Function Attrs: inlinehint nounwind uwtable define internal void @bonito_irq_enable(i32 noundef %0) #0 { %2 = load i32, ptr @BONITO_IRQ_BASE, align 4, !tbaa !5 %3 = sub i32 %0, %2 %4 = shl nuw i32 1, %3 store i32 %4, ptr @BONITO_INTENSET, align 4, !tbaa !5 %5 = tail call i32 (...) @mmiowb() #2 ret void } declare i32 @mmiowb(...) local_unnamed_addr #1 attributes #0 = { inlinehint nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/fastsocket/kernel/arch/mips/loongson/common/extr_bonito-irq.c_bonito_irq_enable.c' source_filename = "AnghaBench/fastsocket/kernel/arch/mips/loongson/common/extr_bonito-irq.c_bonito_irq_enable.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @BONITO_IRQ_BASE = common local_unnamed_addr global i32 0, align 4 @BONITO_INTENSET = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @bonito_irq_enable], section "llvm.metadata" ; Function Attrs: inlinehint nounwind ssp uwtable(sync) define internal void @bonito_irq_enable(i32 noundef %0) #0 { %2 = load i32, ptr @BONITO_IRQ_BASE, align 4, !tbaa !6 %3 = sub i32 %0, %2 %4 = shl nuw i32 1, %3 store i32 %4, ptr @BONITO_INTENSET, align 4, !tbaa !6 %5 = tail call i32 @mmiowb() #2 ret void } declare i32 @mmiowb(...) local_unnamed_addr #1 attributes #0 = { inlinehint nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
fastsocket_kernel_arch_mips_loongson_common_extr_bonito-irq.c_bonito_irq_enable
; ModuleID = 'AnghaBench/reactos/sdk/lib/3rdparty/libxml2/extr_parser.c_areBlanks.c' source_filename = "AnghaBench/reactos/sdk/lib/3rdparty/libxml2/extr_parser.c_areBlanks.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_6__ = type { ptr, ptr, ptr, ptr } %struct.TYPE_5__ = type { i64, i64 } %struct.TYPE_7__ = type { i64, ptr, ptr, i32 } @RAW = dso_local local_unnamed_addr global i8 0, align 1 @XML_ELEMENT_NODE = dso_local local_unnamed_addr global i64 0, align 8 @llvm.compiler.used = appending global [1 x ptr] [ptr @areBlanks], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal noundef i32 @areBlanks(ptr nocapture noundef readonly %0, ptr nocapture noundef readonly %1, i32 noundef %2, i32 noundef %3) #0 { %5 = getelementptr inbounds %struct.TYPE_6__, ptr %0, i64 0, i32 3 %6 = load ptr, ptr %5, align 8, !tbaa !5 %7 = load i64, ptr %6, align 8, !tbaa !10 %8 = getelementptr inbounds %struct.TYPE_5__, ptr %6, i64 0, i32 1 %9 = load i64, ptr %8, align 8, !tbaa !13 %10 = icmp eq i64 %7, %9 br i1 %10, label %83, label %11 11: ; preds = %4 %12 = load ptr, ptr %0, align 8, !tbaa !14 %13 = icmp eq ptr %12, null br i1 %13, label %83, label %14 14: ; preds = %11 %15 = load i32, ptr %12, align 4, !tbaa !15 switch i32 %15, label %16 [ i32 1, label %83 i32 -2, label %83 ] 16: ; preds = %14 %17 = icmp eq i32 %3, 0 %18 = icmp sgt i32 %2, 0 %19 = and i1 %17, %18 br i1 %19, label %20, label %31 20: ; preds = %16 %21 = zext nneg i32 %2 to i64 br label %25 22: ; preds = %25 %23 = add nuw nsw i64 %26, 1 %24 = icmp eq i64 %23, %21 br i1 %24, label %31, label %25, !llvm.loop !17 25: ; preds = %20, %22 %26 = phi i64 [ 0, %20 ], [ %23, %22 ] %27 = getelementptr inbounds i32, ptr %1, i64 %26 %28 = load i32, ptr %27, align 4, !tbaa !15 %29 = tail call i32 @IS_BLANK_CH(i32 noundef %28) #2 %30 = icmp eq i32 %29, 0 br i1 %30, label %83, label %22 31: ; preds = %22, %16 %32 = getelementptr inbounds %struct.TYPE_6__, ptr %0, i64 0, i32 1 %33 = load ptr, ptr %32, align 8, !tbaa !19 %34 = icmp eq ptr %33, null br i1 %34, label %83, label %35 35: ; preds = %31 %36 = getelementptr inbounds %struct.TYPE_6__, ptr %0, i64 0, i32 2 %37 = load ptr, ptr %36, align 8, !tbaa !20 %38 = icmp eq ptr %37, null br i1 %38, label %44, label %39 39: ; preds = %35 %40 = getelementptr inbounds %struct.TYPE_7__, ptr %33, i64 0, i32 3 %41 = load i32, ptr %40, align 8, !tbaa !21 %42 = tail call i32 @xmlIsMixedElement(ptr noundef nonnull %37, i32 noundef %41) #2 switch i32 %42, label %44 [ i32 0, label %83 i32 1, label %43 ] 43: ; preds = %39 br label %83 44: ; preds = %39, %35 %45 = load i8, ptr @RAW, align 1 switch i8 %45, label %83 [ i8 60, label %46 i8 13, label %46 ] 46: ; preds = %44, %44 %47 = load ptr, ptr %32, align 8, !tbaa !19 %48 = getelementptr inbounds %struct.TYPE_7__, ptr %47, i64 0, i32 1 %49 = load ptr, ptr %48, align 8, !tbaa !23 %50 = icmp eq ptr %49, null %51 = icmp eq i8 %45, 60 %52 = and i1 %51, %50 br i1 %52, label %53, label %58 53: ; preds = %46 %54 = tail call signext i8 @NXT(i32 noundef 1) #2 %55 = icmp eq i8 %54, 47 br i1 %55, label %83, label %56 56: ; preds = %53 %57 = load ptr, ptr %32, align 8, !tbaa !19 br label %58 58: ; preds = %56, %46 %59 = phi ptr [ %57, %56 ], [ %47, %46 ] %60 = tail call ptr @xmlGetLastChild(ptr noundef %59) #2 %61 = icmp eq ptr %60, null br i1 %61, label %62, label %71 62: ; preds = %58 %63 = load ptr, ptr %32, align 8, !tbaa !19 %64 = load i64, ptr %63, align 8, !tbaa !24 %65 = load i64, ptr @XML_ELEMENT_NODE, align 8, !tbaa !25 %66 = icmp eq i64 %64, %65 br i1 %66, label %82, label %67 67: ; preds = %62 %68 = getelementptr inbounds %struct.TYPE_7__, ptr %63, i64 0, i32 2 %69 = load ptr, ptr %68, align 8, !tbaa !26 %70 = icmp eq ptr %69, null br i1 %70, label %82, label %83 71: ; preds = %58 %72 = tail call i64 @xmlNodeIsText(ptr noundef nonnull %60) #2 %73 = icmp eq i64 %72, 0 br i1 %73, label %74, label %83 74: ; preds = %71 %75 = load ptr, ptr %32, align 8, !tbaa !19 %76 = getelementptr inbounds %struct.TYPE_7__, ptr %75, i64 0, i32 1 %77 = load ptr, ptr %76, align 8, !tbaa !23 %78 = icmp eq ptr %77, null br i1 %78, label %82, label %79 79: ; preds = %74 %80 = tail call i64 @xmlNodeIsText(ptr noundef nonnull %77) #2 %81 = icmp eq i64 %80, 0 br i1 %81, label %82, label %83 82: ; preds = %79, %74, %62, %67 br label %83 83: ; preds = %25, %79, %71, %67, %53, %44, %39, %31, %11, %14, %14, %4, %82, %43 %84 = phi i32 [ 0, %43 ], [ 1, %82 ], [ 0, %4 ], [ 0, %14 ], [ 0, %14 ], [ 0, %11 ], [ 0, %31 ], [ 1, %39 ], [ 0, %44 ], [ 0, %53 ], [ 0, %67 ], [ 0, %71 ], [ 0, %79 ], [ 0, %25 ] ret i32 %84 } declare i32 @IS_BLANK_CH(i32 noundef) local_unnamed_addr #1 declare i32 @xmlIsMixedElement(ptr noundef, i32 noundef) local_unnamed_addr #1 declare signext i8 @NXT(i32 noundef) local_unnamed_addr #1 declare ptr @xmlGetLastChild(ptr noundef) local_unnamed_addr #1 declare i64 @xmlNodeIsText(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 24} !6 = !{!"TYPE_6__", !7, i64 0, !7, i64 8, !7, i64 16, !7, i64 24} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !12, i64 0} !11 = !{!"TYPE_5__", !12, i64 0, !12, i64 8} !12 = !{!"long", !8, i64 0} !13 = !{!11, !12, i64 8} !14 = !{!6, !7, i64 0} !15 = !{!16, !16, i64 0} !16 = !{!"int", !8, i64 0} !17 = distinct !{!17, !18} !18 = !{!"llvm.loop.mustprogress"} !19 = !{!6, !7, i64 8} !20 = !{!6, !7, i64 16} !21 = !{!22, !16, i64 24} !22 = !{!"TYPE_7__", !12, i64 0, !7, i64 8, !7, i64 16, !16, i64 24} !23 = !{!22, !7, i64 8} !24 = !{!22, !12, i64 0} !25 = !{!12, !12, i64 0} !26 = !{!22, !7, i64 16}
; ModuleID = 'AnghaBench/reactos/sdk/lib/3rdparty/libxml2/extr_parser.c_areBlanks.c' source_filename = "AnghaBench/reactos/sdk/lib/3rdparty/libxml2/extr_parser.c_areBlanks.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @RAW = common local_unnamed_addr global i8 0, align 1 @XML_ELEMENT_NODE = common local_unnamed_addr global i64 0, align 8 @llvm.used = appending global [1 x ptr] [ptr @areBlanks], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal range(i32 0, 2) i32 @areBlanks(ptr nocapture noundef readonly %0, ptr nocapture noundef readonly %1, i32 noundef %2, i32 noundef %3) #0 { %5 = getelementptr inbounds i8, ptr %0, i64 24 %6 = load ptr, ptr %5, align 8, !tbaa !6 %7 = load i64, ptr %6, align 8, !tbaa !11 %8 = getelementptr inbounds i8, ptr %6, i64 8 %9 = load i64, ptr %8, align 8, !tbaa !14 %10 = icmp eq i64 %7, %9 br i1 %10, label %83, label %11 11: ; preds = %4 %12 = load ptr, ptr %0, align 8, !tbaa !15 %13 = icmp eq ptr %12, null br i1 %13, label %83, label %14 14: ; preds = %11 %15 = load i32, ptr %12, align 4, !tbaa !16 switch i32 %15, label %16 [ i32 1, label %83 i32 -2, label %83 ] 16: ; preds = %14 %17 = icmp eq i32 %3, 0 %18 = icmp sgt i32 %2, 0 %19 = and i1 %17, %18 br i1 %19, label %20, label %31 20: ; preds = %16 %21 = zext nneg i32 %2 to i64 br label %25 22: ; preds = %25 %23 = add nuw nsw i64 %26, 1 %24 = icmp eq i64 %23, %21 br i1 %24, label %31, label %25, !llvm.loop !18 25: ; preds = %20, %22 %26 = phi i64 [ 0, %20 ], [ %23, %22 ] %27 = getelementptr inbounds i32, ptr %1, i64 %26 %28 = load i32, ptr %27, align 4, !tbaa !16 %29 = tail call i32 @IS_BLANK_CH(i32 noundef %28) #2 %30 = icmp eq i32 %29, 0 br i1 %30, label %83, label %22 31: ; preds = %22, %16 %32 = getelementptr inbounds i8, ptr %0, i64 8 %33 = load ptr, ptr %32, align 8, !tbaa !20 %34 = icmp eq ptr %33, null br i1 %34, label %83, label %35 35: ; preds = %31 %36 = getelementptr inbounds i8, ptr %0, i64 16 %37 = load ptr, ptr %36, align 8, !tbaa !21 %38 = icmp eq ptr %37, null br i1 %38, label %44, label %39 39: ; preds = %35 %40 = getelementptr inbounds i8, ptr %33, i64 24 %41 = load i32, ptr %40, align 8, !tbaa !22 %42 = tail call i32 @xmlIsMixedElement(ptr noundef nonnull %37, i32 noundef %41) #2 switch i32 %42, label %44 [ i32 0, label %83 i32 1, label %43 ] 43: ; preds = %39 br label %83 44: ; preds = %39, %35 %45 = load i8, ptr @RAW, align 1 switch i8 %45, label %83 [ i8 60, label %46 i8 13, label %46 ] 46: ; preds = %44, %44 %47 = load ptr, ptr %32, align 8, !tbaa !20 %48 = getelementptr inbounds i8, ptr %47, i64 8 %49 = load ptr, ptr %48, align 8, !tbaa !24 %50 = icmp eq ptr %49, null %51 = icmp eq i8 %45, 60 %52 = and i1 %51, %50 br i1 %52, label %53, label %58 53: ; preds = %46 %54 = tail call signext i8 @NXT(i32 noundef 1) #2 %55 = icmp eq i8 %54, 47 br i1 %55, label %83, label %56 56: ; preds = %53 %57 = load ptr, ptr %32, align 8, !tbaa !20 br label %58 58: ; preds = %56, %46 %59 = phi ptr [ %57, %56 ], [ %47, %46 ] %60 = tail call ptr @xmlGetLastChild(ptr noundef %59) #2 %61 = icmp eq ptr %60, null br i1 %61, label %62, label %71 62: ; preds = %58 %63 = load ptr, ptr %32, align 8, !tbaa !20 %64 = load i64, ptr %63, align 8, !tbaa !25 %65 = load i64, ptr @XML_ELEMENT_NODE, align 8, !tbaa !26 %66 = icmp eq i64 %64, %65 br i1 %66, label %82, label %67 67: ; preds = %62 %68 = getelementptr inbounds i8, ptr %63, i64 16 %69 = load ptr, ptr %68, align 8, !tbaa !27 %70 = icmp eq ptr %69, null br i1 %70, label %82, label %83 71: ; preds = %58 %72 = tail call i64 @xmlNodeIsText(ptr noundef nonnull %60) #2 %73 = icmp eq i64 %72, 0 br i1 %73, label %74, label %83 74: ; preds = %71 %75 = load ptr, ptr %32, align 8, !tbaa !20 %76 = getelementptr inbounds i8, ptr %75, i64 8 %77 = load ptr, ptr %76, align 8, !tbaa !24 %78 = icmp eq ptr %77, null br i1 %78, label %82, label %79 79: ; preds = %74 %80 = tail call i64 @xmlNodeIsText(ptr noundef nonnull %77) #2 %81 = icmp eq i64 %80, 0 br i1 %81, label %82, label %83 82: ; preds = %79, %74, %62, %67 br label %83 83: ; preds = %25, %79, %71, %67, %53, %44, %39, %31, %11, %14, %14, %4, %82, %43 %84 = phi i32 [ 0, %43 ], [ 1, %82 ], [ 0, %4 ], [ 0, %14 ], [ 0, %14 ], [ 0, %11 ], [ 0, %31 ], [ 1, %39 ], [ 0, %44 ], [ 0, %53 ], [ 0, %67 ], [ 0, %71 ], [ 0, %79 ], [ 0, %25 ] ret i32 %84 } declare i32 @IS_BLANK_CH(i32 noundef) local_unnamed_addr #1 declare i32 @xmlIsMixedElement(ptr noundef, i32 noundef) local_unnamed_addr #1 declare signext i8 @NXT(i32 noundef) local_unnamed_addr #1 declare ptr @xmlGetLastChild(ptr noundef) local_unnamed_addr #1 declare i64 @xmlNodeIsText(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 24} !7 = !{!"TYPE_6__", !8, i64 0, !8, i64 8, !8, i64 16, !8, i64 24} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !13, i64 0} !12 = !{!"TYPE_5__", !13, i64 0, !13, i64 8} !13 = !{!"long", !9, i64 0} !14 = !{!12, !13, i64 8} !15 = !{!7, !8, i64 0} !16 = !{!17, !17, i64 0} !17 = !{!"int", !9, i64 0} !18 = distinct !{!18, !19} !19 = !{!"llvm.loop.mustprogress"} !20 = !{!7, !8, i64 8} !21 = !{!7, !8, i64 16} !22 = !{!23, !17, i64 24} !23 = !{!"TYPE_7__", !13, i64 0, !8, i64 8, !8, i64 16, !17, i64 24} !24 = !{!23, !8, i64 8} !25 = !{!23, !13, i64 0} !26 = !{!13, !13, i64 0} !27 = !{!23, !8, i64 16}
reactos_sdk_lib_3rdparty_libxml2_extr_parser.c_areBlanks
; ModuleID = 'AnghaBench/linux/fs/hostfs/extr_hostfs_kern.c_hostfs_kill_sb.c' source_filename = "AnghaBench/linux/fs/hostfs/extr_hostfs_kern.c_hostfs_kill_sb.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @hostfs_kill_sb], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @hostfs_kill_sb(ptr noundef %0) #0 { %2 = tail call i32 @kill_anon_super(ptr noundef %0) #2 %3 = load i32, ptr %0, align 4, !tbaa !5 %4 = tail call i32 @kfree(i32 noundef %3) #2 ret void } declare i32 @kill_anon_super(ptr noundef) local_unnamed_addr #1 declare i32 @kfree(i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"super_block", !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/linux/fs/hostfs/extr_hostfs_kern.c_hostfs_kill_sb.c' source_filename = "AnghaBench/linux/fs/hostfs/extr_hostfs_kern.c_hostfs_kill_sb.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @hostfs_kill_sb], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @hostfs_kill_sb(ptr noundef %0) #0 { %2 = tail call i32 @kill_anon_super(ptr noundef %0) #2 %3 = load i32, ptr %0, align 4, !tbaa !6 %4 = tail call i32 @kfree(i32 noundef %3) #2 ret void } declare i32 @kill_anon_super(ptr noundef) local_unnamed_addr #1 declare i32 @kfree(i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"super_block", !8, i64 0} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"}
linux_fs_hostfs_extr_hostfs_kern.c_hostfs_kill_sb
; ModuleID = 'AnghaBench/vlc/src/input/extr_es_out.c_vlc_es_id_Hold.c' source_filename = "AnghaBench/vlc/src/input/extr_es_out.c_vlc_es_id_Hold.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" ; Function Attrs: nounwind uwtable define dso_local noundef ptr @vlc_es_id_Hold(ptr noundef returned %0) local_unnamed_addr #0 { %2 = tail call i32 @vlc_es_id_get_out(ptr noundef %0) #2 %3 = tail call i32 @EsHold(i32 noundef %2) #2 ret ptr %0 } declare i32 @EsHold(i32 noundef) local_unnamed_addr #1 declare i32 @vlc_es_id_get_out(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/vlc/src/input/extr_es_out.c_vlc_es_id_Hold.c' source_filename = "AnghaBench/vlc/src/input/extr_es_out.c_vlc_es_id_Hold.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" ; Function Attrs: nounwind ssp uwtable(sync) define noundef ptr @vlc_es_id_Hold(ptr noundef returned %0) local_unnamed_addr #0 { %2 = tail call i32 @vlc_es_id_get_out(ptr noundef %0) #2 %3 = tail call i32 @EsHold(i32 noundef %2) #2 ret ptr %0 } declare i32 @EsHold(i32 noundef) local_unnamed_addr #1 declare i32 @vlc_es_id_get_out(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
vlc_src_input_extr_es_out.c_vlc_es_id_Hold
; ModuleID = 'AnghaBench/fastsocket/kernel/net/ipv6/extr_mcast.c_mld_send_cr.c' source_filename = "AnghaBench/fastsocket/kernel/net/ipv6/extr_mcast.c_mld_send_cr.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.inet6_dev = type { i32, ptr, i32, ptr } %struct.ifmcaddr6 = type { i64, i64, i32, ptr, ptr, i32, i32, i32 } @MCAST_INCLUDE = dso_local local_unnamed_addr global i64 0, align 8 @MLD2_BLOCK_OLD_SOURCES = dso_local local_unnamed_addr global i32 0, align 4 @MCAST_EXCLUDE = dso_local local_unnamed_addr global i64 0, align 8 @MLD2_CHANGE_TO_INCLUDE = dso_local local_unnamed_addr global i32 0, align 4 @MLD2_ALLOW_NEW_SOURCES = dso_local local_unnamed_addr global i32 0, align 4 @MLD2_CHANGE_TO_EXCLUDE = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @mld_send_cr], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @mld_send_cr(ptr noundef %0) #0 { %2 = tail call i32 @read_lock_bh(ptr noundef %0) #2 %3 = getelementptr inbounds %struct.inet6_dev, ptr %0, i64 0, i32 2 %4 = tail call i32 @write_lock_bh(ptr noundef nonnull %3) #2 %5 = getelementptr inbounds %struct.inet6_dev, ptr %0, i64 0, i32 3 %6 = load ptr, ptr %5, align 8, !tbaa !5 %7 = icmp eq ptr %6, null br i1 %7, label %69, label %8 8: ; preds = %1, %65 %9 = phi ptr [ %66, %65 ], [ null, %1 ] %10 = phi ptr [ %13, %65 ], [ %6, %1 ] %11 = phi ptr [ %67, %65 ], [ null, %1 ] %12 = getelementptr inbounds %struct.ifmcaddr6, ptr %10, i64 0, i32 4 %13 = load ptr, ptr %12, align 8, !tbaa !11 %14 = load i64, ptr %10, align 8, !tbaa !14 %15 = load i64, ptr @MCAST_INCLUDE, align 8, !tbaa !15 %16 = icmp eq i64 %14, %15 br i1 %16, label %17, label %21 17: ; preds = %8 %18 = load i32, ptr @MLD2_BLOCK_OLD_SOURCES, align 4, !tbaa !16 %19 = tail call ptr @add_grec(ptr noundef %9, ptr noundef nonnull %10, i32 noundef %18, i32 noundef 1, i32 noundef 0) #2 %20 = tail call ptr @add_grec(ptr noundef %19, ptr noundef nonnull %10, i32 noundef %18, i32 noundef 1, i32 noundef 1) #2 br label %21 21: ; preds = %17, %8 %22 = phi ptr [ %20, %17 ], [ %9, %8 ] %23 = getelementptr inbounds %struct.ifmcaddr6, ptr %10, i64 0, i32 1 %24 = load i64, ptr %23, align 8, !tbaa !17 %25 = icmp eq i64 %24, 0 br i1 %25, label %48, label %26 26: ; preds = %21 %27 = load i64, ptr %10, align 8, !tbaa !14 %28 = load i64, ptr @MCAST_EXCLUDE, align 8, !tbaa !15 %29 = icmp eq i64 %27, %28 br i1 %29, label %30, label %34 30: ; preds = %26 %31 = load i32, ptr @MLD2_CHANGE_TO_INCLUDE, align 4, !tbaa !16 %32 = tail call ptr @add_grec(ptr noundef %22, ptr noundef nonnull %10, i32 noundef %31, i32 noundef 1, i32 noundef 0) #2 %33 = load i64, ptr %23, align 8, !tbaa !17 br label %34 34: ; preds = %30, %26 %35 = phi i64 [ %33, %30 ], [ %24, %26 ] %36 = phi ptr [ %32, %30 ], [ %22, %26 ] %37 = add nsw i64 %35, -1 store i64 %37, ptr %23, align 8, !tbaa !17 %38 = icmp eq i64 %37, 0 br i1 %38, label %39, label %45 39: ; preds = %34 %40 = getelementptr inbounds %struct.ifmcaddr6, ptr %10, i64 0, i32 7 %41 = tail call i32 @mld_clear_zeros(ptr noundef nonnull %40) #2 %42 = getelementptr inbounds %struct.ifmcaddr6, ptr %10, i64 0, i32 6 %43 = tail call i32 @mld_clear_zeros(ptr noundef nonnull %42) #2 %44 = load i64, ptr %23, align 8, !tbaa !17 br label %45 45: ; preds = %34, %39 %46 = phi i64 [ %37, %34 ], [ %44, %39 ] %47 = icmp eq i64 %46, 0 br i1 %47, label %48, label %65 48: ; preds = %21, %45 %49 = phi ptr [ %36, %45 ], [ %22, %21 ] %50 = getelementptr inbounds %struct.ifmcaddr6, ptr %10, i64 0, i32 7 %51 = load i32, ptr %50, align 8, !tbaa !18 %52 = icmp eq i32 %51, 0 br i1 %52, label %53, label %65 53: ; preds = %48 %54 = getelementptr inbounds %struct.ifmcaddr6, ptr %10, i64 0, i32 6 %55 = load i32, ptr %54, align 4, !tbaa !19 %56 = icmp eq i32 %55, 0 br i1 %56, label %57, label %65 57: ; preds = %53 %58 = icmp eq ptr %11, null %59 = getelementptr inbounds %struct.ifmcaddr6, ptr %11, i64 0, i32 4 %60 = select i1 %58, ptr %5, ptr %59 store ptr %13, ptr %60, align 8, !tbaa !20 %61 = getelementptr inbounds %struct.ifmcaddr6, ptr %10, i64 0, i32 5 %62 = load i32, ptr %61, align 8, !tbaa !21 %63 = tail call i32 @in6_dev_put(i32 noundef %62) #2 %64 = tail call i32 @kfree(ptr noundef nonnull %10) #2 br label %65 65: ; preds = %45, %48, %53, %57 %66 = phi ptr [ %49, %57 ], [ %49, %53 ], [ %49, %48 ], [ %36, %45 ] %67 = phi ptr [ %11, %57 ], [ %10, %53 ], [ %10, %48 ], [ %10, %45 ] %68 = icmp eq ptr %13, null br i1 %68, label %69, label %8, !llvm.loop !22 69: ; preds = %65, %1 %70 = phi ptr [ null, %1 ], [ %66, %65 ] %71 = tail call i32 @write_unlock_bh(ptr noundef nonnull %3) #2 %72 = getelementptr inbounds %struct.inet6_dev, ptr %0, i64 0, i32 1 %73 = load ptr, ptr %72, align 8, !tbaa !20 %74 = icmp eq ptr %73, null br i1 %74, label %111, label %75 75: ; preds = %69, %105 %76 = phi ptr [ %109, %105 ], [ %73, %69 ] %77 = phi ptr [ %106, %105 ], [ %70, %69 ] %78 = getelementptr inbounds %struct.ifmcaddr6, ptr %76, i64 0, i32 2 %79 = tail call i32 @spin_lock_bh(ptr noundef nonnull %78) #2 %80 = getelementptr inbounds %struct.ifmcaddr6, ptr %76, i64 0, i32 3 %81 = load ptr, ptr %80, align 8, !tbaa !24 %82 = load i64, ptr @MCAST_EXCLUDE, align 8, !tbaa !15 %83 = getelementptr inbounds i64, ptr %81, i64 %82 %84 = load i64, ptr %83, align 8, !tbaa !15 %85 = icmp eq i64 %84, 0 %86 = load i32, ptr @MLD2_BLOCK_OLD_SOURCES, align 4 %87 = load i32, ptr @MLD2_ALLOW_NEW_SOURCES, align 4 %88 = select i1 %85, i32 %86, i32 %87 %89 = select i1 %85, i32 %87, i32 %86 %90 = tail call ptr @add_grec(ptr noundef %77, ptr noundef nonnull %76, i32 noundef %89, i32 noundef 0, i32 noundef 0) #2 %91 = tail call ptr @add_grec(ptr noundef %90, ptr noundef nonnull %76, i32 noundef %88, i32 noundef 0, i32 noundef 1) #2 %92 = getelementptr inbounds %struct.ifmcaddr6, ptr %76, i64 0, i32 1 %93 = load i64, ptr %92, align 8, !tbaa !17 %94 = icmp eq i64 %93, 0 br i1 %94, label %105, label %95 95: ; preds = %75 %96 = load i64, ptr %76, align 8, !tbaa !14 %97 = load i64, ptr @MCAST_EXCLUDE, align 8, !tbaa !15 %98 = icmp eq i64 %96, %97 %99 = load i32, ptr @MLD2_CHANGE_TO_EXCLUDE, align 4 %100 = load i32, ptr @MLD2_CHANGE_TO_INCLUDE, align 4 %101 = select i1 %98, i32 %99, i32 %100 %102 = tail call ptr @add_grec(ptr noundef %91, ptr noundef nonnull %76, i32 noundef %101, i32 noundef 0, i32 noundef 0) #2 %103 = load i64, ptr %92, align 8, !tbaa !17 %104 = add nsw i64 %103, -1 store i64 %104, ptr %92, align 8, !tbaa !17 br label %105 105: ; preds = %95, %75 %106 = phi ptr [ %102, %95 ], [ %91, %75 ] %107 = tail call i32 @spin_unlock_bh(ptr noundef nonnull %78) #2 %108 = getelementptr inbounds %struct.ifmcaddr6, ptr %76, i64 0, i32 4 %109 = load ptr, ptr %108, align 8, !tbaa !20 %110 = icmp eq ptr %109, null br i1 %110, label %111, label %75, !llvm.loop !25 111: ; preds = %105, %69 %112 = phi ptr [ %70, %69 ], [ %106, %105 ] %113 = tail call i32 @read_unlock_bh(ptr noundef %0) #2 %114 = icmp eq ptr %112, null br i1 %114, label %117, label %115 115: ; preds = %111 %116 = tail call i32 @mld_sendpack(ptr noundef nonnull %112) #2 br label %117 117: ; preds = %111, %115 ret void } declare i32 @read_lock_bh(ptr noundef) local_unnamed_addr #1 declare i32 @write_lock_bh(ptr noundef) local_unnamed_addr #1 declare ptr @add_grec(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @mld_clear_zeros(ptr noundef) local_unnamed_addr #1 declare i32 @in6_dev_put(i32 noundef) local_unnamed_addr #1 declare i32 @kfree(ptr noundef) local_unnamed_addr #1 declare i32 @write_unlock_bh(ptr noundef) local_unnamed_addr #1 declare i32 @spin_lock_bh(ptr noundef) local_unnamed_addr #1 declare i32 @spin_unlock_bh(ptr noundef) local_unnamed_addr #1 declare i32 @read_unlock_bh(ptr noundef) local_unnamed_addr #1 declare i32 @mld_sendpack(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !10, i64 24} !6 = !{!"inet6_dev", !7, i64 0, !10, i64 8, !7, i64 16, !10, i64 24} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!12, !10, i64 32} !12 = !{!"ifmcaddr6", !13, i64 0, !13, i64 8, !7, i64 16, !10, i64 24, !10, i64 32, !7, i64 40, !7, i64 44, !7, i64 48} !13 = !{!"long", !8, i64 0} !14 = !{!12, !13, i64 0} !15 = !{!13, !13, i64 0} !16 = !{!7, !7, i64 0} !17 = !{!12, !13, i64 8} !18 = !{!12, !7, i64 48} !19 = !{!12, !7, i64 44} !20 = !{!10, !10, i64 0} !21 = !{!12, !7, i64 40} !22 = distinct !{!22, !23} !23 = !{!"llvm.loop.mustprogress"} !24 = !{!12, !10, i64 24} !25 = distinct !{!25, !23}
; ModuleID = 'AnghaBench/fastsocket/kernel/net/ipv6/extr_mcast.c_mld_send_cr.c' source_filename = "AnghaBench/fastsocket/kernel/net/ipv6/extr_mcast.c_mld_send_cr.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @MCAST_INCLUDE = common local_unnamed_addr global i64 0, align 8 @MLD2_BLOCK_OLD_SOURCES = common local_unnamed_addr global i32 0, align 4 @MCAST_EXCLUDE = common local_unnamed_addr global i64 0, align 8 @MLD2_CHANGE_TO_INCLUDE = common local_unnamed_addr global i32 0, align 4 @MLD2_ALLOW_NEW_SOURCES = common local_unnamed_addr global i32 0, align 4 @MLD2_CHANGE_TO_EXCLUDE = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @mld_send_cr], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @mld_send_cr(ptr noundef %0) #0 { %2 = tail call i32 @read_lock_bh(ptr noundef %0) #2 %3 = getelementptr inbounds i8, ptr %0, i64 16 %4 = tail call i32 @write_lock_bh(ptr noundef nonnull %3) #2 %5 = getelementptr inbounds i8, ptr %0, i64 24 %6 = load ptr, ptr %5, align 8, !tbaa !6 %7 = icmp eq ptr %6, null br i1 %7, label %69, label %8 8: ; preds = %1, %65 %9 = phi ptr [ %66, %65 ], [ null, %1 ] %10 = phi ptr [ %13, %65 ], [ %6, %1 ] %11 = phi ptr [ %67, %65 ], [ null, %1 ] %12 = getelementptr inbounds i8, ptr %10, i64 32 %13 = load ptr, ptr %12, align 8, !tbaa !12 %14 = load i64, ptr %10, align 8, !tbaa !15 %15 = load i64, ptr @MCAST_INCLUDE, align 8, !tbaa !16 %16 = icmp eq i64 %14, %15 br i1 %16, label %17, label %21 17: ; preds = %8 %18 = load i32, ptr @MLD2_BLOCK_OLD_SOURCES, align 4, !tbaa !17 %19 = tail call ptr @add_grec(ptr noundef %9, ptr noundef nonnull %10, i32 noundef %18, i32 noundef 1, i32 noundef 0) #2 %20 = tail call ptr @add_grec(ptr noundef %19, ptr noundef nonnull %10, i32 noundef %18, i32 noundef 1, i32 noundef 1) #2 br label %21 21: ; preds = %17, %8 %22 = phi ptr [ %20, %17 ], [ %9, %8 ] %23 = getelementptr inbounds i8, ptr %10, i64 8 %24 = load i64, ptr %23, align 8, !tbaa !18 %25 = icmp eq i64 %24, 0 br i1 %25, label %48, label %26 26: ; preds = %21 %27 = load i64, ptr %10, align 8, !tbaa !15 %28 = load i64, ptr @MCAST_EXCLUDE, align 8, !tbaa !16 %29 = icmp eq i64 %27, %28 br i1 %29, label %30, label %34 30: ; preds = %26 %31 = load i32, ptr @MLD2_CHANGE_TO_INCLUDE, align 4, !tbaa !17 %32 = tail call ptr @add_grec(ptr noundef %22, ptr noundef nonnull %10, i32 noundef %31, i32 noundef 1, i32 noundef 0) #2 %33 = load i64, ptr %23, align 8, !tbaa !18 br label %34 34: ; preds = %30, %26 %35 = phi i64 [ %33, %30 ], [ %24, %26 ] %36 = phi ptr [ %32, %30 ], [ %22, %26 ] %37 = add nsw i64 %35, -1 store i64 %37, ptr %23, align 8, !tbaa !18 %38 = icmp eq i64 %37, 0 br i1 %38, label %39, label %45 39: ; preds = %34 %40 = getelementptr inbounds i8, ptr %10, i64 48 %41 = tail call i32 @mld_clear_zeros(ptr noundef nonnull %40) #2 %42 = getelementptr inbounds i8, ptr %10, i64 44 %43 = tail call i32 @mld_clear_zeros(ptr noundef nonnull %42) #2 %44 = load i64, ptr %23, align 8, !tbaa !18 br label %45 45: ; preds = %34, %39 %46 = phi i64 [ %37, %34 ], [ %44, %39 ] %47 = icmp eq i64 %46, 0 br i1 %47, label %48, label %65 48: ; preds = %21, %45 %49 = phi ptr [ %36, %45 ], [ %22, %21 ] %50 = getelementptr inbounds i8, ptr %10, i64 48 %51 = load i32, ptr %50, align 8, !tbaa !19 %52 = icmp eq i32 %51, 0 br i1 %52, label %53, label %65 53: ; preds = %48 %54 = getelementptr inbounds i8, ptr %10, i64 44 %55 = load i32, ptr %54, align 4, !tbaa !20 %56 = icmp eq i32 %55, 0 br i1 %56, label %57, label %65 57: ; preds = %53 %58 = icmp eq ptr %11, null %59 = getelementptr inbounds i8, ptr %11, i64 32 %60 = select i1 %58, ptr %5, ptr %59 store ptr %13, ptr %60, align 8, !tbaa !21 %61 = getelementptr inbounds i8, ptr %10, i64 40 %62 = load i32, ptr %61, align 8, !tbaa !22 %63 = tail call i32 @in6_dev_put(i32 noundef %62) #2 %64 = tail call i32 @kfree(ptr noundef nonnull %10) #2 br label %65 65: ; preds = %45, %48, %53, %57 %66 = phi ptr [ %49, %57 ], [ %49, %53 ], [ %49, %48 ], [ %36, %45 ] %67 = phi ptr [ %11, %57 ], [ %10, %53 ], [ %10, %48 ], [ %10, %45 ] %68 = icmp eq ptr %13, null br i1 %68, label %69, label %8, !llvm.loop !23 69: ; preds = %65, %1 %70 = phi ptr [ null, %1 ], [ %66, %65 ] %71 = tail call i32 @write_unlock_bh(ptr noundef nonnull %3) #2 %72 = getelementptr inbounds i8, ptr %0, i64 8 %73 = load ptr, ptr %72, align 8, !tbaa !21 %74 = icmp eq ptr %73, null br i1 %74, label %111, label %75 75: ; preds = %69, %105 %76 = phi ptr [ %109, %105 ], [ %73, %69 ] %77 = phi ptr [ %106, %105 ], [ %70, %69 ] %78 = getelementptr inbounds i8, ptr %76, i64 16 %79 = tail call i32 @spin_lock_bh(ptr noundef nonnull %78) #2 %80 = getelementptr inbounds i8, ptr %76, i64 24 %81 = load ptr, ptr %80, align 8, !tbaa !25 %82 = load i64, ptr @MCAST_EXCLUDE, align 8, !tbaa !16 %83 = getelementptr inbounds i64, ptr %81, i64 %82 %84 = load i64, ptr %83, align 8, !tbaa !16 %85 = icmp eq i64 %84, 0 %86 = load i32, ptr @MLD2_BLOCK_OLD_SOURCES, align 4 %87 = load i32, ptr @MLD2_ALLOW_NEW_SOURCES, align 4 %88 = select i1 %85, i32 %86, i32 %87 %89 = select i1 %85, i32 %87, i32 %86 %90 = tail call ptr @add_grec(ptr noundef %77, ptr noundef nonnull %76, i32 noundef %89, i32 noundef 0, i32 noundef 0) #2 %91 = tail call ptr @add_grec(ptr noundef %90, ptr noundef nonnull %76, i32 noundef %88, i32 noundef 0, i32 noundef 1) #2 %92 = getelementptr inbounds i8, ptr %76, i64 8 %93 = load i64, ptr %92, align 8, !tbaa !18 %94 = icmp eq i64 %93, 0 br i1 %94, label %105, label %95 95: ; preds = %75 %96 = load i64, ptr %76, align 8, !tbaa !15 %97 = load i64, ptr @MCAST_EXCLUDE, align 8, !tbaa !16 %98 = icmp eq i64 %96, %97 %99 = load i32, ptr @MLD2_CHANGE_TO_EXCLUDE, align 4 %100 = load i32, ptr @MLD2_CHANGE_TO_INCLUDE, align 4 %101 = select i1 %98, i32 %99, i32 %100 %102 = tail call ptr @add_grec(ptr noundef %91, ptr noundef nonnull %76, i32 noundef %101, i32 noundef 0, i32 noundef 0) #2 %103 = load i64, ptr %92, align 8, !tbaa !18 %104 = add nsw i64 %103, -1 store i64 %104, ptr %92, align 8, !tbaa !18 br label %105 105: ; preds = %95, %75 %106 = phi ptr [ %102, %95 ], [ %91, %75 ] %107 = tail call i32 @spin_unlock_bh(ptr noundef nonnull %78) #2 %108 = getelementptr inbounds i8, ptr %76, i64 32 %109 = load ptr, ptr %108, align 8, !tbaa !21 %110 = icmp eq ptr %109, null br i1 %110, label %111, label %75, !llvm.loop !26 111: ; preds = %105, %69 %112 = phi ptr [ %70, %69 ], [ %106, %105 ] %113 = tail call i32 @read_unlock_bh(ptr noundef %0) #2 %114 = icmp eq ptr %112, null br i1 %114, label %117, label %115 115: ; preds = %111 %116 = tail call i32 @mld_sendpack(ptr noundef nonnull %112) #2 br label %117 117: ; preds = %111, %115 ret void } declare i32 @read_lock_bh(ptr noundef) local_unnamed_addr #1 declare i32 @write_lock_bh(ptr noundef) local_unnamed_addr #1 declare ptr @add_grec(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @mld_clear_zeros(ptr noundef) local_unnamed_addr #1 declare i32 @in6_dev_put(i32 noundef) local_unnamed_addr #1 declare i32 @kfree(ptr noundef) local_unnamed_addr #1 declare i32 @write_unlock_bh(ptr noundef) local_unnamed_addr #1 declare i32 @spin_lock_bh(ptr noundef) local_unnamed_addr #1 declare i32 @spin_unlock_bh(ptr noundef) local_unnamed_addr #1 declare i32 @read_unlock_bh(ptr noundef) local_unnamed_addr #1 declare i32 @mld_sendpack(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !11, i64 24} !7 = !{!"inet6_dev", !8, i64 0, !11, i64 8, !8, i64 16, !11, i64 24} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!13, !11, i64 32} !13 = !{!"ifmcaddr6", !14, i64 0, !14, i64 8, !8, i64 16, !11, i64 24, !11, i64 32, !8, i64 40, !8, i64 44, !8, i64 48} !14 = !{!"long", !9, i64 0} !15 = !{!13, !14, i64 0} !16 = !{!14, !14, i64 0} !17 = !{!8, !8, i64 0} !18 = !{!13, !14, i64 8} !19 = !{!13, !8, i64 48} !20 = !{!13, !8, i64 44} !21 = !{!11, !11, i64 0} !22 = !{!13, !8, i64 40} !23 = distinct !{!23, !24} !24 = !{!"llvm.loop.mustprogress"} !25 = !{!13, !11, i64 24} !26 = distinct !{!26, !24}
fastsocket_kernel_net_ipv6_extr_mcast.c_mld_send_cr
; ModuleID = 'AnghaBench/qmk_firmware/keyboards/naked60/keymaps/salicylic_with_setta21/extr_keymap.c_layer_state_set_user.c' source_filename = "AnghaBench/qmk_firmware/keyboards/naked60/keymaps/salicylic_with_setta21/extr_keymap.c_layer_state_set_user.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @_LOWER = dso_local local_unnamed_addr global i32 0, align 4 @_RAISE = dso_local local_unnamed_addr global i32 0, align 4 @_ADJUST = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local i32 @layer_state_set_user(i32 noundef %0) local_unnamed_addr #0 { %2 = load i32, ptr @_LOWER, align 4, !tbaa !5 %3 = load i32, ptr @_RAISE, align 4, !tbaa !5 %4 = load i32, ptr @_ADJUST, align 4, !tbaa !5 %5 = tail call i32 @update_tri_layer_state(i32 noundef %0, i32 noundef %2, i32 noundef %3, i32 noundef %4) #2 ret i32 %5 } declare i32 @update_tri_layer_state(i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/qmk_firmware/keyboards/naked60/keymaps/salicylic_with_setta21/extr_keymap.c_layer_state_set_user.c' source_filename = "AnghaBench/qmk_firmware/keyboards/naked60/keymaps/salicylic_with_setta21/extr_keymap.c_layer_state_set_user.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @_LOWER = common local_unnamed_addr global i32 0, align 4 @_RAISE = common local_unnamed_addr global i32 0, align 4 @_ADJUST = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define i32 @layer_state_set_user(i32 noundef %0) local_unnamed_addr #0 { %2 = load i32, ptr @_LOWER, align 4, !tbaa !6 %3 = load i32, ptr @_RAISE, align 4, !tbaa !6 %4 = load i32, ptr @_ADJUST, align 4, !tbaa !6 %5 = tail call i32 @update_tri_layer_state(i32 noundef %0, i32 noundef %2, i32 noundef %3, i32 noundef %4) #2 ret i32 %5 } declare i32 @update_tri_layer_state(i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
qmk_firmware_keyboards_naked60_keymaps_salicylic_with_setta21_extr_keymap.c_layer_state_set_user
; ModuleID = 'AnghaBench/linux/drivers/infiniband/hw/qib/extr_qib_iba7322.c_disable_chase.c' source_filename = "AnghaBench/linux/drivers/infiniband/hw/qib/extr_qib_iba7322.c_disable_chase.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_3__ = type { %struct.TYPE_4__, i64 } %struct.TYPE_4__ = type { i64 } @qib_chase = dso_local local_unnamed_addr global i32 0, align 4 @QLOGIC_IB_IBCC_LINKCMD_DOWN = dso_local local_unnamed_addr global i32 0, align 4 @QLOGIC_IB_IBCC_LINKINITCMD_DISABLE = dso_local local_unnamed_addr global i32 0, align 4 @jiffies = dso_local local_unnamed_addr global i64 0, align 8 @QIB_CHASE_DIS_TIME = dso_local local_unnamed_addr global i64 0, align 8 @llvm.compiler.used = appending global [1 x ptr] [ptr @disable_chase], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @disable_chase(ptr noundef %0, i64 %1, i32 %2) #0 { %4 = load ptr, ptr %0, align 8, !tbaa !5 %5 = getelementptr inbounds %struct.TYPE_3__, ptr %4, i64 0, i32 1 store i64 0, ptr %5, align 8, !tbaa !10 %6 = load i32, ptr @qib_chase, align 4, !tbaa !14 %7 = icmp eq i32 %6, 0 br i1 %7, label %17, label %8 8: ; preds = %3 %9 = load i32, ptr @QLOGIC_IB_IBCC_LINKCMD_DOWN, align 4, !tbaa !14 %10 = load i32, ptr @QLOGIC_IB_IBCC_LINKINITCMD_DISABLE, align 4, !tbaa !14 %11 = tail call i32 @qib_set_ib_7322_lstate(ptr noundef nonnull %0, i32 noundef %9, i32 noundef %10) #2 %12 = load i64, ptr @jiffies, align 8, !tbaa !16 %13 = load i64, ptr @QIB_CHASE_DIS_TIME, align 8, !tbaa !16 %14 = add nsw i64 %13, %12 %15 = load ptr, ptr %0, align 8, !tbaa !5 store i64 %14, ptr %15, align 8, !tbaa !17 %16 = tail call i32 @add_timer(ptr noundef nonnull %15) #2 br label %17 17: ; preds = %3, %8 ret void } declare i32 @qib_set_ib_7322_lstate(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @add_timer(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"qib_pportdata", !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !13, i64 8} !11 = !{!"TYPE_3__", !12, i64 0, !13, i64 8} !12 = !{!"TYPE_4__", !13, i64 0} !13 = !{!"long", !8, i64 0} !14 = !{!15, !15, i64 0} !15 = !{!"int", !8, i64 0} !16 = !{!13, !13, i64 0} !17 = !{!11, !13, i64 0}
; ModuleID = 'AnghaBench/linux/drivers/infiniband/hw/qib/extr_qib_iba7322.c_disable_chase.c' source_filename = "AnghaBench/linux/drivers/infiniband/hw/qib/extr_qib_iba7322.c_disable_chase.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @qib_chase = common local_unnamed_addr global i32 0, align 4 @QLOGIC_IB_IBCC_LINKCMD_DOWN = common local_unnamed_addr global i32 0, align 4 @QLOGIC_IB_IBCC_LINKINITCMD_DISABLE = common local_unnamed_addr global i32 0, align 4 @jiffies = common local_unnamed_addr global i64 0, align 8 @QIB_CHASE_DIS_TIME = common local_unnamed_addr global i64 0, align 8 @llvm.used = appending global [1 x ptr] [ptr @disable_chase], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @disable_chase(ptr noundef %0, i64 %1, i32 %2) #0 { %4 = load ptr, ptr %0, align 8, !tbaa !6 %5 = getelementptr inbounds i8, ptr %4, i64 8 store i64 0, ptr %5, align 8, !tbaa !11 %6 = load i32, ptr @qib_chase, align 4, !tbaa !15 %7 = icmp eq i32 %6, 0 br i1 %7, label %17, label %8 8: ; preds = %3 %9 = load i32, ptr @QLOGIC_IB_IBCC_LINKCMD_DOWN, align 4, !tbaa !15 %10 = load i32, ptr @QLOGIC_IB_IBCC_LINKINITCMD_DISABLE, align 4, !tbaa !15 %11 = tail call i32 @qib_set_ib_7322_lstate(ptr noundef nonnull %0, i32 noundef %9, i32 noundef %10) #2 %12 = load i64, ptr @jiffies, align 8, !tbaa !17 %13 = load i64, ptr @QIB_CHASE_DIS_TIME, align 8, !tbaa !17 %14 = add nsw i64 %13, %12 %15 = load ptr, ptr %0, align 8, !tbaa !6 store i64 %14, ptr %15, align 8, !tbaa !18 %16 = tail call i32 @add_timer(ptr noundef nonnull %15) #2 br label %17 17: ; preds = %3, %8 ret void } declare i32 @qib_set_ib_7322_lstate(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @add_timer(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"qib_pportdata", !8, i64 0} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !14, i64 8} !12 = !{!"TYPE_3__", !13, i64 0, !14, i64 8} !13 = !{!"TYPE_4__", !14, i64 0} !14 = !{!"long", !9, i64 0} !15 = !{!16, !16, i64 0} !16 = !{!"int", !9, i64 0} !17 = !{!14, !14, i64 0} !18 = !{!12, !14, i64 0}
linux_drivers_infiniband_hw_qib_extr_qib_iba7322.c_disable_chase
; ModuleID = 'AnghaBench/libgit2/tests/revwalk/extr_basic.c_test_revwalk_basic__glob_heads_with_invalid.c' source_filename = "AnghaBench/libgit2/tests/revwalk/extr_basic.c_test_revwalk_basic__glob_heads_with_invalid.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @.str = private unnamed_addr constant [9 x i8] c"testrepo\00", align 1 @.str.1 = private unnamed_addr constant [33 x i8] c"testrepo/.git/refs/heads/garbage\00", align 1 @.str.2 = private unnamed_addr constant [10 x i8] c"not-a-ref\00", align 1 @_walk = dso_local local_unnamed_addr global i32 0, align 4 @.str.3 = private unnamed_addr constant [6 x i8] c"heads\00", align 1 ; Function Attrs: nounwind uwtable define dso_local void @test_revwalk_basic__glob_heads_with_invalid() local_unnamed_addr #0 { %1 = alloca i32, align 4 call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %1) #3 %2 = tail call i32 @revwalk_basic_setup_walk(ptr noundef nonnull @.str) #3 %3 = tail call i32 @cl_git_mkfile(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.2) #3 %4 = load i32, ptr @_walk, align 4, !tbaa !5 %5 = tail call i32 @git_revwalk_push_glob(i32 noundef %4, ptr noundef nonnull @.str.3) #3 %6 = tail call i32 @cl_git_pass(i32 noundef %5) #3 br label %7 7: ; preds = %7, %0 %8 = phi i32 [ 0, %0 ], [ %12, %7 ] %9 = load i32, ptr @_walk, align 4, !tbaa !5 %10 = call i32 @git_revwalk_next(ptr noundef nonnull %1, i32 noundef %9) #3 %11 = icmp eq i32 %10, 0 %12 = add nuw nsw i32 %8, 1 br i1 %11, label %7, label %13, !llvm.loop !9 13: ; preds = %7 %14 = call i32 @cl_assert_equal_i(i32 noundef 20, i32 noundef %8) #3 call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %1) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @revwalk_basic_setup_walk(ptr noundef) local_unnamed_addr #2 declare i32 @cl_git_mkfile(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @cl_git_pass(i32 noundef) local_unnamed_addr #2 declare i32 @git_revwalk_push_glob(i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @git_revwalk_next(ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @cl_assert_equal_i(i32 noundef, i32 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = distinct !{!9, !10} !10 = !{!"llvm.loop.mustprogress"}
; ModuleID = 'AnghaBench/libgit2/tests/revwalk/extr_basic.c_test_revwalk_basic__glob_heads_with_invalid.c' source_filename = "AnghaBench/libgit2/tests/revwalk/extr_basic.c_test_revwalk_basic__glob_heads_with_invalid.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @.str = private unnamed_addr constant [9 x i8] c"testrepo\00", align 1 @.str.1 = private unnamed_addr constant [33 x i8] c"testrepo/.git/refs/heads/garbage\00", align 1 @.str.2 = private unnamed_addr constant [10 x i8] c"not-a-ref\00", align 1 @_walk = common local_unnamed_addr global i32 0, align 4 @.str.3 = private unnamed_addr constant [6 x i8] c"heads\00", align 1 ; Function Attrs: nounwind ssp uwtable(sync) define void @test_revwalk_basic__glob_heads_with_invalid() local_unnamed_addr #0 { %1 = alloca i32, align 4 call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %1) #3 %2 = tail call i32 @revwalk_basic_setup_walk(ptr noundef nonnull @.str) #3 %3 = tail call i32 @cl_git_mkfile(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.2) #3 %4 = load i32, ptr @_walk, align 4, !tbaa !6 %5 = tail call i32 @git_revwalk_push_glob(i32 noundef %4, ptr noundef nonnull @.str.3) #3 %6 = tail call i32 @cl_git_pass(i32 noundef %5) #3 br label %7 7: ; preds = %7, %0 %8 = phi i32 [ 0, %0 ], [ %12, %7 ] %9 = load i32, ptr @_walk, align 4, !tbaa !6 %10 = call i32 @git_revwalk_next(ptr noundef nonnull %1, i32 noundef %9) #3 %11 = icmp eq i32 %10, 0 %12 = add nuw nsw i32 %8, 1 br i1 %11, label %7, label %13, !llvm.loop !10 13: ; preds = %7 %14 = call i32 @cl_assert_equal_i(i32 noundef 20, i32 noundef %8) #3 call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %1) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @revwalk_basic_setup_walk(ptr noundef) local_unnamed_addr #2 declare i32 @cl_git_mkfile(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @cl_git_pass(i32 noundef) local_unnamed_addr #2 declare i32 @git_revwalk_push_glob(i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @git_revwalk_next(ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @cl_assert_equal_i(i32 noundef, i32 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = distinct !{!10, !11} !11 = !{!"llvm.loop.mustprogress"}
libgit2_tests_revwalk_extr_basic.c_test_revwalk_basic__glob_heads_with_invalid
; ModuleID = 'AnghaBench/radare2/libr/core/extr_cconfig.c_cb_dbg_execs.c' source_filename = "AnghaBench/radare2/libr/core/extr_cconfig.c_cb_dbg_execs.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_8__ = type { i32, i64 } %struct.TYPE_6__ = type { ptr, ptr } @llvm.compiler.used = appending global [1 x ptr] [ptr @cb_dbg_execs], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal noundef i32 @cb_dbg_execs(ptr nocapture noundef readonly %0, ptr nocapture noundef readonly %1) #0 { %3 = load i64, ptr %1, align 8, !tbaa !5 %4 = load ptr, ptr %0, align 8, !tbaa !10 %5 = getelementptr inbounds %struct.TYPE_8__, ptr %4, i64 0, i32 1 store i64 %3, ptr %5, align 8, !tbaa !13 %6 = getelementptr inbounds %struct.TYPE_6__, ptr %0, i64 0, i32 1 %7 = load ptr, ptr %6, align 8, !tbaa !16 %8 = load i64, ptr %7, align 8, !tbaa !17 %9 = icmp eq i64 %8, 0 br i1 %9, label %13, label %10 10: ; preds = %2 %11 = load i32, ptr %4, align 8, !tbaa !19 %12 = tail call i32 @r_debug_attach(ptr noundef nonnull %4, i32 noundef %11) #2 br label %13 13: ; preds = %10, %2 ret i32 1 } declare i32 @r_debug_attach(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_7__", !7, i64 0} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !12, i64 0} !11 = !{!"TYPE_6__", !12, i64 0, !12, i64 8} !12 = !{!"any pointer", !8, i64 0} !13 = !{!14, !7, i64 8} !14 = !{!"TYPE_8__", !15, i64 0, !7, i64 8} !15 = !{!"int", !8, i64 0} !16 = !{!11, !12, i64 8} !17 = !{!18, !7, i64 0} !18 = !{!"TYPE_5__", !7, i64 0} !19 = !{!14, !15, i64 0}
; ModuleID = 'AnghaBench/radare2/libr/core/extr_cconfig.c_cb_dbg_execs.c' source_filename = "AnghaBench/radare2/libr/core/extr_cconfig.c_cb_dbg_execs.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @.str = private unnamed_addr constant [55 x i8] c"Warning: dbg.execs is not supported in this platform.\0A\00", align 1 @llvm.used = appending global [1 x ptr] [ptr @cb_dbg_execs], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal noundef i32 @cb_dbg_execs(ptr nocapture readnone %0, ptr nocapture noundef readonly %1) #0 { %3 = load i64, ptr %1, align 8, !tbaa !6 %4 = icmp eq i64 %3, 0 br i1 %4, label %7, label %5 5: ; preds = %2 %6 = tail call i32 @eprintf(ptr noundef nonnull @.str) #2 br label %7 7: ; preds = %5, %2 ret i32 1 } declare i32 @eprintf(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_7__", !8, i64 0} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"}
radare2_libr_core_extr_cconfig.c_cb_dbg_execs
; ModuleID = 'AnghaBench/linux/drivers/gpu/drm/tiny/extr_ili9341.c_ili9341_shutdown.c' source_filename = "AnghaBench/linux/drivers/gpu/drm/tiny/extr_ili9341.c_ili9341_shutdown.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @ili9341_shutdown], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @ili9341_shutdown(ptr noundef %0) #0 { %2 = tail call i32 @spi_get_drvdata(ptr noundef %0) #2 %3 = tail call i32 @drm_atomic_helper_shutdown(i32 noundef %2) #2 ret void } declare i32 @drm_atomic_helper_shutdown(i32 noundef) local_unnamed_addr #1 declare i32 @spi_get_drvdata(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/linux/drivers/gpu/drm/tiny/extr_ili9341.c_ili9341_shutdown.c' source_filename = "AnghaBench/linux/drivers/gpu/drm/tiny/extr_ili9341.c_ili9341_shutdown.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @ili9341_shutdown], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @ili9341_shutdown(ptr noundef %0) #0 { %2 = tail call i32 @spi_get_drvdata(ptr noundef %0) #2 %3 = tail call i32 @drm_atomic_helper_shutdown(i32 noundef %2) #2 ret void } declare i32 @drm_atomic_helper_shutdown(i32 noundef) local_unnamed_addr #1 declare i32 @spi_get_drvdata(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
linux_drivers_gpu_drm_tiny_extr_ili9341.c_ili9341_shutdown
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/net/extr_mv643xx_eth.c_mv643xx_eth_collect_events.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/net/extr_mv643xx_eth.c_mv643xx_eth_collect_events.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.mv643xx_eth_private = type { i32, i32, i32, i32, i32 } @INT_CAUSE = dso_local local_unnamed_addr global i32 0, align 4 @INT_EXT = dso_local local_unnamed_addr global i32 0, align 4 @INT_CAUSE_EXT = dso_local local_unnamed_addr global i32 0, align 4 @INT_TX_END = dso_local local_unnamed_addr global i32 0, align 4 @TXQ_COMMAND = dso_local local_unnamed_addr global i32 0, align 4 @INT_RX = dso_local local_unnamed_addr global i32 0, align 4 @INT_EXT_LINK_PHY = dso_local local_unnamed_addr global i32 0, align 4 @INT_EXT_TX = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @mv643xx_eth_collect_events], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal noundef i32 @mv643xx_eth_collect_events(ptr noundef %0) #0 { %2 = load i32, ptr @INT_CAUSE, align 4, !tbaa !5 %3 = tail call i32 @rdlp(ptr noundef %0, i32 noundef %2) #2 %4 = load i32, ptr %0, align 4, !tbaa !9 %5 = and i32 %4, %3 %6 = icmp eq i32 %5, 0 br i1 %6, label %62, label %7 7: ; preds = %1 %8 = load i32, ptr @INT_EXT, align 4, !tbaa !5 %9 = and i32 %8, %5 %10 = icmp eq i32 %9, 0 br i1 %10, label %17, label %11 11: ; preds = %7 %12 = xor i32 %8, -1 %13 = and i32 %5, %12 %14 = load i32, ptr @INT_CAUSE_EXT, align 4, !tbaa !5 %15 = tail call i32 @rdlp(ptr noundef nonnull %0, i32 noundef %14) #2 %16 = icmp eq i32 %13, 0 br i1 %16, label %40, label %17 17: ; preds = %7, %11 %18 = phi i32 [ %15, %11 ], [ 0, %7 ] %19 = phi i32 [ %13, %11 ], [ %5, %7 ] %20 = load i32, ptr @INT_CAUSE, align 4, !tbaa !5 %21 = xor i32 %19, -1 %22 = tail call i32 @wrlp(ptr noundef nonnull %0, i32 noundef %20, i32 noundef %21) #2 %23 = load i32, ptr @INT_TX_END, align 4, !tbaa !5 %24 = and i32 %23, %19 %25 = ashr i32 %24, 19 %26 = load i32, ptr @TXQ_COMMAND, align 4, !tbaa !5 %27 = tail call i32 @rdlp(ptr noundef nonnull %0, i32 noundef %26) #2 %28 = and i32 %27, 255 %29 = xor i32 %28, -1 %30 = and i32 %25, %29 %31 = getelementptr inbounds %struct.mv643xx_eth_private, ptr %0, i64 0, i32 1 %32 = load i32, ptr %31, align 4, !tbaa !11 %33 = or i32 %30, %32 store i32 %33, ptr %31, align 4, !tbaa !11 %34 = load i32, ptr @INT_RX, align 4, !tbaa !5 %35 = and i32 %34, %19 %36 = ashr i32 %35, 2 %37 = getelementptr inbounds %struct.mv643xx_eth_private, ptr %0, i64 0, i32 2 %38 = load i32, ptr %37, align 4, !tbaa !12 %39 = or i32 %36, %38 store i32 %39, ptr %37, align 4, !tbaa !12 br label %40 40: ; preds = %17, %11 %41 = phi i32 [ %18, %17 ], [ %15, %11 ] %42 = load i32, ptr @INT_EXT_LINK_PHY, align 4, !tbaa !5 %43 = load i32, ptr @INT_EXT_TX, align 4, !tbaa !5 %44 = or i32 %43, %42 %45 = and i32 %44, %41 %46 = icmp eq i32 %45, 0 br i1 %46, label %62, label %47 47: ; preds = %40 %48 = load i32, ptr @INT_CAUSE_EXT, align 4, !tbaa !5 %49 = xor i32 %45, -1 %50 = tail call i32 @wrlp(ptr noundef nonnull %0, i32 noundef %48, i32 noundef %49) #2 %51 = load i32, ptr @INT_EXT_LINK_PHY, align 4, !tbaa !5 %52 = and i32 %51, %45 %53 = icmp eq i32 %52, 0 br i1 %53, label %56, label %54 54: ; preds = %47 %55 = getelementptr inbounds %struct.mv643xx_eth_private, ptr %0, i64 0, i32 3 store i32 1, ptr %55, align 4, !tbaa !13 br label %56 56: ; preds = %54, %47 %57 = load i32, ptr @INT_EXT_TX, align 4, !tbaa !5 %58 = and i32 %57, %45 %59 = getelementptr inbounds %struct.mv643xx_eth_private, ptr %0, i64 0, i32 4 %60 = load i32, ptr %59, align 4, !tbaa !14 %61 = or i32 %60, %58 store i32 %61, ptr %59, align 4, !tbaa !14 br label %62 62: ; preds = %40, %56, %1 %63 = phi i32 [ 0, %1 ], [ 1, %56 ], [ 1, %40 ] ret i32 %63 } declare i32 @rdlp(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @wrlp(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !6, i64 0} !10 = !{!"mv643xx_eth_private", !6, i64 0, !6, i64 4, !6, i64 8, !6, i64 12, !6, i64 16} !11 = !{!10, !6, i64 4} !12 = !{!10, !6, i64 8} !13 = !{!10, !6, i64 12} !14 = !{!10, !6, i64 16}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/net/extr_mv643xx_eth.c_mv643xx_eth_collect_events.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/net/extr_mv643xx_eth.c_mv643xx_eth_collect_events.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @INT_CAUSE = common local_unnamed_addr global i32 0, align 4 @INT_EXT = common local_unnamed_addr global i32 0, align 4 @INT_CAUSE_EXT = common local_unnamed_addr global i32 0, align 4 @INT_TX_END = common local_unnamed_addr global i32 0, align 4 @TXQ_COMMAND = common local_unnamed_addr global i32 0, align 4 @INT_RX = common local_unnamed_addr global i32 0, align 4 @INT_EXT_LINK_PHY = common local_unnamed_addr global i32 0, align 4 @INT_EXT_TX = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @mv643xx_eth_collect_events], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal range(i32 0, 2) i32 @mv643xx_eth_collect_events(ptr noundef %0) #0 { %2 = load i32, ptr @INT_CAUSE, align 4, !tbaa !6 %3 = tail call i32 @rdlp(ptr noundef %0, i32 noundef %2) #2 %4 = load i32, ptr %0, align 4, !tbaa !10 %5 = and i32 %4, %3 %6 = icmp eq i32 %5, 0 br i1 %6, label %62, label %7 7: ; preds = %1 %8 = load i32, ptr @INT_EXT, align 4, !tbaa !6 %9 = and i32 %8, %5 %10 = icmp eq i32 %9, 0 br i1 %10, label %17, label %11 11: ; preds = %7 %12 = xor i32 %8, -1 %13 = and i32 %5, %12 %14 = load i32, ptr @INT_CAUSE_EXT, align 4, !tbaa !6 %15 = tail call i32 @rdlp(ptr noundef nonnull %0, i32 noundef %14) #2 %16 = icmp eq i32 %13, 0 br i1 %16, label %40, label %17 17: ; preds = %7, %11 %18 = phi i32 [ %15, %11 ], [ 0, %7 ] %19 = phi i32 [ %13, %11 ], [ %5, %7 ] %20 = load i32, ptr @INT_CAUSE, align 4, !tbaa !6 %21 = xor i32 %19, -1 %22 = tail call i32 @wrlp(ptr noundef nonnull %0, i32 noundef %20, i32 noundef %21) #2 %23 = load i32, ptr @INT_TX_END, align 4, !tbaa !6 %24 = and i32 %23, %19 %25 = ashr i32 %24, 19 %26 = load i32, ptr @TXQ_COMMAND, align 4, !tbaa !6 %27 = tail call i32 @rdlp(ptr noundef nonnull %0, i32 noundef %26) #2 %28 = and i32 %27, 255 %29 = xor i32 %28, -1 %30 = and i32 %25, %29 %31 = getelementptr inbounds i8, ptr %0, i64 4 %32 = load i32, ptr %31, align 4, !tbaa !12 %33 = or i32 %30, %32 store i32 %33, ptr %31, align 4, !tbaa !12 %34 = load i32, ptr @INT_RX, align 4, !tbaa !6 %35 = and i32 %34, %19 %36 = ashr i32 %35, 2 %37 = getelementptr inbounds i8, ptr %0, i64 8 %38 = load i32, ptr %37, align 4, !tbaa !13 %39 = or i32 %36, %38 store i32 %39, ptr %37, align 4, !tbaa !13 br label %40 40: ; preds = %17, %11 %41 = phi i32 [ %18, %17 ], [ %15, %11 ] %42 = load i32, ptr @INT_EXT_LINK_PHY, align 4, !tbaa !6 %43 = load i32, ptr @INT_EXT_TX, align 4, !tbaa !6 %44 = or i32 %43, %42 %45 = and i32 %44, %41 %46 = icmp eq i32 %45, 0 br i1 %46, label %62, label %47 47: ; preds = %40 %48 = load i32, ptr @INT_CAUSE_EXT, align 4, !tbaa !6 %49 = xor i32 %45, -1 %50 = tail call i32 @wrlp(ptr noundef nonnull %0, i32 noundef %48, i32 noundef %49) #2 %51 = load i32, ptr @INT_EXT_LINK_PHY, align 4, !tbaa !6 %52 = and i32 %51, %45 %53 = icmp eq i32 %52, 0 br i1 %53, label %56, label %54 54: ; preds = %47 %55 = getelementptr inbounds i8, ptr %0, i64 12 store i32 1, ptr %55, align 4, !tbaa !14 br label %56 56: ; preds = %54, %47 %57 = load i32, ptr @INT_EXT_TX, align 4, !tbaa !6 %58 = and i32 %57, %45 %59 = getelementptr inbounds i8, ptr %0, i64 16 %60 = load i32, ptr %59, align 4, !tbaa !15 %61 = or i32 %60, %58 store i32 %61, ptr %59, align 4, !tbaa !15 br label %62 62: ; preds = %40, %56, %1 %63 = phi i32 [ 0, %1 ], [ 1, %56 ], [ 1, %40 ] ret i32 %63 } declare i32 @rdlp(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @wrlp(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !7, i64 0} !11 = !{!"mv643xx_eth_private", !7, i64 0, !7, i64 4, !7, i64 8, !7, i64 12, !7, i64 16} !12 = !{!11, !7, i64 4} !13 = !{!11, !7, i64 8} !14 = !{!11, !7, i64 12} !15 = !{!11, !7, i64 16}
fastsocket_kernel_drivers_net_extr_mv643xx_eth.c_mv643xx_eth_collect_events
; ModuleID = 'AnghaBench/linux/arch/s390/kvm/extr_interrupt.c_kvm_s390_gisa_destroy.c' source_filename = "AnghaBench/linux/arch/s390/kvm/extr_interrupt.c_kvm_s390_gisa_destroy.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.kvm_s390_gisa_interrupt = type { ptr, i32, %struct.TYPE_4__ } %struct.TYPE_4__ = type { i64 } @.str = private unnamed_addr constant [35 x i8] c"vm 0x%pK has unexpected iam 0x%02x\00", align 1 ; Function Attrs: nounwind uwtable define dso_local void @kvm_s390_gisa_destroy(ptr noundef %0) local_unnamed_addr #0 { %2 = load ptr, ptr %0, align 8, !tbaa !5 %3 = icmp eq ptr %2, null br i1 %3, label %23, label %4 4: ; preds = %1 %5 = getelementptr inbounds %struct.kvm_s390_gisa_interrupt, ptr %0, i64 0, i32 2 %6 = load i64, ptr %5, align 8, !tbaa !13 %7 = icmp eq i64 %6, 0 br i1 %7, label %11, label %8 8: ; preds = %4 %9 = tail call i32 @KVM_EVENT(i32 noundef 3, ptr noundef nonnull @.str, ptr noundef nonnull %0, i64 noundef %6) #2 %10 = load ptr, ptr %0, align 8, !tbaa !5 br label %11 11: ; preds = %8, %4 %12 = phi ptr [ %10, %8 ], [ %2, %4 ] %13 = tail call i64 @gisa_in_alert_list(ptr noundef %12) #2 %14 = icmp eq i64 %13, 0 br i1 %14, label %20, label %15 15: ; preds = %11, %15 %16 = tail call i32 (...) @cpu_relax() #2 %17 = load ptr, ptr %0, align 8, !tbaa !5 %18 = tail call i64 @gisa_in_alert_list(ptr noundef %17) #2 %19 = icmp eq i64 %18, 0 br i1 %19, label %20, label %15, !llvm.loop !14 20: ; preds = %15, %11 %21 = getelementptr inbounds %struct.kvm_s390_gisa_interrupt, ptr %0, i64 0, i32 1 %22 = tail call i32 @hrtimer_cancel(ptr noundef nonnull %21) #2 store ptr null, ptr %0, align 8, !tbaa !5 br label %23 23: ; preds = %1, %20 ret void } declare i32 @KVM_EVENT(i32 noundef, ptr noundef, ptr noundef, i64 noundef) local_unnamed_addr #1 declare i64 @gisa_in_alert_list(ptr noundef) local_unnamed_addr #1 declare i32 @cpu_relax(...) local_unnamed_addr #1 declare i32 @hrtimer_cancel(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"kvm_s390_gisa_interrupt", !7, i64 0, !10, i64 8, !11, i64 16} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"int", !8, i64 0} !11 = !{!"TYPE_4__", !12, i64 0} !12 = !{!"long", !8, i64 0} !13 = !{!6, !12, i64 16} !14 = distinct !{!14, !15} !15 = !{!"llvm.loop.mustprogress"}
; ModuleID = 'AnghaBench/linux/arch/s390/kvm/extr_interrupt.c_kvm_s390_gisa_destroy.c' source_filename = "AnghaBench/linux/arch/s390/kvm/extr_interrupt.c_kvm_s390_gisa_destroy.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @.str = private unnamed_addr constant [35 x i8] c"vm 0x%pK has unexpected iam 0x%02x\00", align 1 ; Function Attrs: nounwind ssp uwtable(sync) define void @kvm_s390_gisa_destroy(ptr noundef %0) local_unnamed_addr #0 { %2 = load ptr, ptr %0, align 8, !tbaa !6 %3 = icmp eq ptr %2, null br i1 %3, label %23, label %4 4: ; preds = %1 %5 = getelementptr inbounds i8, ptr %0, i64 16 %6 = load i64, ptr %5, align 8, !tbaa !14 %7 = icmp eq i64 %6, 0 br i1 %7, label %11, label %8 8: ; preds = %4 %9 = tail call i32 @KVM_EVENT(i32 noundef 3, ptr noundef nonnull @.str, ptr noundef nonnull %0, i64 noundef %6) #2 %10 = load ptr, ptr %0, align 8, !tbaa !6 br label %11 11: ; preds = %8, %4 %12 = phi ptr [ %10, %8 ], [ %2, %4 ] %13 = tail call i64 @gisa_in_alert_list(ptr noundef %12) #2 %14 = icmp eq i64 %13, 0 br i1 %14, label %20, label %15 15: ; preds = %11, %15 %16 = tail call i32 @cpu_relax() #2 %17 = load ptr, ptr %0, align 8, !tbaa !6 %18 = tail call i64 @gisa_in_alert_list(ptr noundef %17) #2 %19 = icmp eq i64 %18, 0 br i1 %19, label %20, label %15, !llvm.loop !15 20: ; preds = %15, %11 %21 = getelementptr inbounds i8, ptr %0, i64 8 %22 = tail call i32 @hrtimer_cancel(ptr noundef nonnull %21) #2 store ptr null, ptr %0, align 8, !tbaa !6 br label %23 23: ; preds = %1, %20 ret void } declare i32 @KVM_EVENT(i32 noundef, ptr noundef, ptr noundef, i64 noundef) local_unnamed_addr #1 declare i64 @gisa_in_alert_list(ptr noundef) local_unnamed_addr #1 declare i32 @cpu_relax(...) local_unnamed_addr #1 declare i32 @hrtimer_cancel(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"kvm_s390_gisa_interrupt", !8, i64 0, !11, i64 8, !12, i64 16} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"int", !9, i64 0} !12 = !{!"TYPE_4__", !13, i64 0} !13 = !{!"long", !9, i64 0} !14 = !{!7, !13, i64 16} !15 = distinct !{!15, !16} !16 = !{!"llvm.loop.mustprogress"}
linux_arch_s390_kvm_extr_interrupt.c_kvm_s390_gisa_destroy
; ModuleID = 'AnghaBench/mpv/demux/extr_demux_disc.c_add_streams.c' source_filename = "AnghaBench/mpv/demux/extr_demux_disc.c_add_streams.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.mp_image_params = type { i32, i32, i32, i32 } %struct.TYPE_7__ = type { i32, ptr } %struct.priv = type { i32, i32, i32, ptr, i32 } %struct.sh_stream = type { i64, i32, ptr } %struct.TYPE_6__ = type { i32, i32, i32, i32 } @STREAM_SUB = dso_local local_unnamed_addr global i64 0, align 8 @STREAM_VIDEO = dso_local local_unnamed_addr global i64 0, align 8 @STREAM_CTRL_GET_ASPECT_RATIO = dso_local local_unnamed_addr global i32 0, align 4 @STREAM_OK = dso_local local_unnamed_addr global i64 0, align 8 @llvm.compiler.used = appending global [1 x ptr] [ptr @add_streams], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @add_streams(ptr noundef %0) #0 { %2 = alloca double, align 8 %3 = alloca %struct.mp_image_params, align 8 %4 = getelementptr inbounds %struct.TYPE_7__, ptr %0, i64 0, i32 1 %5 = load ptr, ptr %4, align 8, !tbaa !5 %6 = load i32, ptr %5, align 8, !tbaa !11 %7 = getelementptr inbounds %struct.priv, ptr %5, i64 0, i32 4 %8 = load i32, ptr %7, align 8, !tbaa !13 %9 = tail call i32 @demux_get_num_stream(i32 noundef %8) #4 %10 = icmp slt i32 %6, %9 br i1 %10, label %11, label %17 11: ; preds = %1 %12 = getelementptr inbounds %struct.priv, ptr %5, i64 0, i32 3 %13 = getelementptr inbounds %struct.priv, ptr %5, i64 0, i32 2 %14 = getelementptr inbounds %struct.mp_image_params, ptr %3, i64 0, i32 1 %15 = getelementptr inbounds %struct.mp_image_params, ptr %3, i64 0, i32 2 %16 = getelementptr inbounds %struct.priv, ptr %5, i64 0, i32 1 br label %19 17: ; preds = %87, %1 %18 = call i32 @reselect_streams(ptr noundef %0) #4 ret void 19: ; preds = %11, %87 %20 = phi i32 [ %6, %11 ], [ %88, %87 ] %21 = load i32, ptr %7, align 8, !tbaa !13 %22 = call ptr @demux_get_stream(i32 noundef %21, i32 noundef %20) #4 %23 = load i64, ptr %22, align 8, !tbaa !14 %24 = load i64, ptr @STREAM_SUB, align 8, !tbaa !17 %25 = icmp eq i64 %23, %24 br i1 %25, label %26, label %46 26: ; preds = %19 %27 = getelementptr inbounds %struct.sh_stream, ptr %22, i64 0, i32 1 %28 = load i32, ptr %27, align 8, !tbaa !18 %29 = and i32 %28, -32 %30 = icmp eq i32 %29, 32 br i1 %30, label %31, label %46 31: ; preds = %26 %32 = load ptr, ptr %12, align 8, !tbaa !19 %33 = zext nneg i32 %28 to i64 %34 = getelementptr ptr, ptr %32, i64 %33 %35 = getelementptr ptr, ptr %34, i64 -32 %36 = load ptr, ptr %35, align 8, !tbaa !20 %37 = icmp eq ptr %36, null br i1 %37, label %46, label %38 38: ; preds = %31 %39 = load i32, ptr %5, align 8, !tbaa !11 %40 = icmp eq i32 %39, %20 %41 = zext i1 %40 to i32 %42 = call i32 @assert(i32 noundef %41) #4 %43 = load i32, ptr %13, align 8, !tbaa !21 %44 = load i32, ptr %5, align 8, !tbaa !11 %45 = call i32 @MP_TARRAY_APPEND(ptr noundef nonnull %5, i32 noundef %43, i32 noundef %44, ptr noundef nonnull %36) #4 br label %87 46: ; preds = %26, %31, %19 %47 = call ptr @demux_alloc_sh_stream(i64 noundef %23) #4 %48 = load i32, ptr %5, align 8, !tbaa !11 %49 = icmp eq i32 %48, %20 %50 = zext i1 %49 to i32 %51 = call i32 @assert(i32 noundef %50) #4 %52 = load i32, ptr %13, align 8, !tbaa !21 %53 = load i32, ptr %5, align 8, !tbaa !11 %54 = call i32 @MP_TARRAY_APPEND(ptr noundef nonnull %5, i32 noundef %52, i32 noundef %53, ptr noundef %47) #4 %55 = getelementptr inbounds %struct.sh_stream, ptr %47, i64 0, i32 2 %56 = load ptr, ptr %55, align 8, !tbaa !22 %57 = getelementptr inbounds %struct.sh_stream, ptr %22, i64 0, i32 2 %58 = load ptr, ptr %57, align 8, !tbaa !22 call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(16) %56, ptr noundef nonnull align 4 dereferenceable(16) %58, i64 16, i1 false), !tbaa.struct !23 %59 = getelementptr inbounds %struct.sh_stream, ptr %22, i64 0, i32 1 %60 = load i32, ptr %59, align 8, !tbaa !18 %61 = getelementptr inbounds %struct.sh_stream, ptr %47, i64 0, i32 1 store i32 %60, ptr %61, align 8, !tbaa !18 %62 = load i64, ptr %22, align 8, !tbaa !14 %63 = load i64, ptr @STREAM_VIDEO, align 8, !tbaa !17 %64 = icmp eq i64 %62, %63 br i1 %64, label %65, label %82 65: ; preds = %46 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %2) #4 %66 = load i32, ptr %0, align 8, !tbaa !25 %67 = load i32, ptr @STREAM_CTRL_GET_ASPECT_RATIO, align 4, !tbaa !24 %68 = call i64 @stream_control(i32 noundef %66, i32 noundef %67, ptr noundef nonnull %2) #4 %69 = load i64, ptr @STREAM_OK, align 8, !tbaa !17 %70 = icmp eq i64 %68, %69 br i1 %70, label %71, label %81 71: ; preds = %65 call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %3) #4 store i32 0, ptr %3, align 8, !tbaa !26 store i32 0, ptr %14, align 4, !tbaa !28 %72 = load ptr, ptr %57, align 8, !tbaa !22 %73 = getelementptr inbounds %struct.TYPE_6__, ptr %72, i64 0, i32 2 %74 = load <2 x i32>, ptr %73, align 4, !tbaa !24 store <2 x i32> %74, ptr %15, align 8, !tbaa !24 %75 = load double, ptr %2, align 8, !tbaa !29 %76 = fmul double %75, 1.728000e+03 %77 = fptosi double %76 to i32 %78 = call i32 @mp_image_params_set_dsize(ptr noundef nonnull %3, i32 noundef %77, i32 noundef 1728) #4 %79 = load ptr, ptr %55, align 8, !tbaa !22 %80 = load <2 x i32>, ptr %3, align 8, !tbaa !24 store <2 x i32> %80, ptr %79, align 4, !tbaa !24 call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %3) #4 br label %81 81: ; preds = %71, %65 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %2) #4 br label %82 82: ; preds = %81, %46 %83 = load i32, ptr %0, align 8, !tbaa !25 %84 = load i32, ptr %16, align 4, !tbaa !31 %85 = call i32 @get_disc_lang(i32 noundef %83, ptr noundef nonnull %47, i32 noundef %84) #4 %86 = call i32 @demux_add_sh_stream(ptr noundef nonnull %0, ptr noundef nonnull %47) #4 br label %87 87: ; preds = %38, %82 %88 = add nsw i32 %20, 1 %89 = load i32, ptr %7, align 8, !tbaa !13 %90 = call i32 @demux_get_num_stream(i32 noundef %89) #4 %91 = icmp slt i32 %88, %90 br i1 %91, label %19, label %17, !llvm.loop !32 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @demux_get_num_stream(i32 noundef) local_unnamed_addr #2 declare ptr @demux_get_stream(i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @assert(i32 noundef) local_unnamed_addr #2 declare i32 @MP_TARRAY_APPEND(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 declare ptr @demux_alloc_sh_stream(i64 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nounwind willreturn memory(argmem: readwrite) declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #3 declare i64 @stream_control(i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @mp_image_params_set_dsize(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @get_disc_lang(i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @demux_add_sh_stream(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @reselect_streams(ptr noundef) local_unnamed_addr #2 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { mustprogress nocallback nofree nounwind willreturn memory(argmem: readwrite) } attributes #4 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !10, i64 8} !6 = !{!"TYPE_7__", !7, i64 0, !10, i64 8} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!12, !7, i64 0} !12 = !{!"priv", !7, i64 0, !7, i64 4, !7, i64 8, !10, i64 16, !7, i64 24} !13 = !{!12, !7, i64 24} !14 = !{!15, !16, i64 0} !15 = !{!"sh_stream", !16, i64 0, !7, i64 8, !10, i64 16} !16 = !{!"long", !8, i64 0} !17 = !{!16, !16, i64 0} !18 = !{!15, !7, i64 8} !19 = !{!12, !10, i64 16} !20 = !{!10, !10, i64 0} !21 = !{!12, !7, i64 8} !22 = !{!15, !10, i64 16} !23 = !{i64 0, i64 4, !24, i64 4, i64 4, !24, i64 8, i64 4, !24, i64 12, i64 4, !24} !24 = !{!7, !7, i64 0} !25 = !{!6, !7, i64 0} !26 = !{!27, !7, i64 0} !27 = !{!"mp_image_params", !7, i64 0, !7, i64 4, !7, i64 8, !7, i64 12} !28 = !{!27, !7, i64 4} !29 = !{!30, !30, i64 0} !30 = !{!"double", !8, i64 0} !31 = !{!12, !7, i64 4} !32 = distinct !{!32, !33} !33 = !{!"llvm.loop.mustprogress"}
; ModuleID = 'AnghaBench/mpv/demux/extr_demux_disc.c_add_streams.c' source_filename = "AnghaBench/mpv/demux/extr_demux_disc.c_add_streams.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.mp_image_params = type { i32, i32, i32, i32 } @STREAM_SUB = common local_unnamed_addr global i64 0, align 8 @STREAM_VIDEO = common local_unnamed_addr global i64 0, align 8 @STREAM_CTRL_GET_ASPECT_RATIO = common local_unnamed_addr global i32 0, align 4 @STREAM_OK = common local_unnamed_addr global i64 0, align 8 @llvm.used = appending global [1 x ptr] [ptr @add_streams], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @add_streams(ptr noundef %0) #0 { %2 = alloca double, align 8 %3 = alloca %struct.mp_image_params, align 8 %4 = getelementptr inbounds i8, ptr %0, i64 8 %5 = load ptr, ptr %4, align 8, !tbaa !6 %6 = load i32, ptr %5, align 8, !tbaa !12 %7 = getelementptr inbounds i8, ptr %5, i64 24 %8 = load i32, ptr %7, align 8, !tbaa !14 %9 = tail call i32 @demux_get_num_stream(i32 noundef %8) #4 %10 = icmp slt i32 %6, %9 br i1 %10, label %11, label %16 11: ; preds = %1 %12 = getelementptr inbounds i8, ptr %5, i64 16 %13 = getelementptr inbounds i8, ptr %5, i64 8 %14 = getelementptr inbounds i8, ptr %3, i64 8 %15 = getelementptr inbounds i8, ptr %5, i64 4 br label %18 16: ; preds = %86, %1 %17 = call i32 @reselect_streams(ptr noundef %0) #4 ret void 18: ; preds = %11, %86 %19 = phi i32 [ %6, %11 ], [ %87, %86 ] %20 = load i32, ptr %7, align 8, !tbaa !14 %21 = call ptr @demux_get_stream(i32 noundef %20, i32 noundef %19) #4 %22 = load i64, ptr %21, align 8, !tbaa !15 %23 = load i64, ptr @STREAM_SUB, align 8, !tbaa !18 %24 = icmp eq i64 %22, %23 br i1 %24, label %25, label %45 25: ; preds = %18 %26 = getelementptr inbounds i8, ptr %21, i64 8 %27 = load i32, ptr %26, align 8, !tbaa !19 %28 = and i32 %27, -32 %29 = icmp eq i32 %28, 32 br i1 %29, label %30, label %45 30: ; preds = %25 %31 = load ptr, ptr %12, align 8, !tbaa !20 %32 = zext nneg i32 %27 to i64 %33 = getelementptr ptr, ptr %31, i64 %32 %34 = getelementptr i8, ptr %33, i64 -256 %35 = load ptr, ptr %34, align 8, !tbaa !21 %36 = icmp eq ptr %35, null br i1 %36, label %45, label %37 37: ; preds = %30 %38 = load i32, ptr %5, align 8, !tbaa !12 %39 = icmp eq i32 %38, %19 %40 = zext i1 %39 to i32 %41 = call i32 @assert(i32 noundef %40) #4 %42 = load i32, ptr %13, align 8, !tbaa !22 %43 = load i32, ptr %5, align 8, !tbaa !12 %44 = call i32 @MP_TARRAY_APPEND(ptr noundef nonnull %5, i32 noundef %42, i32 noundef %43, ptr noundef nonnull %35) #4 br label %86 45: ; preds = %25, %30, %18 %46 = call ptr @demux_alloc_sh_stream(i64 noundef %22) #4 %47 = load i32, ptr %5, align 8, !tbaa !12 %48 = icmp eq i32 %47, %19 %49 = zext i1 %48 to i32 %50 = call i32 @assert(i32 noundef %49) #4 %51 = load i32, ptr %13, align 8, !tbaa !22 %52 = load i32, ptr %5, align 8, !tbaa !12 %53 = call i32 @MP_TARRAY_APPEND(ptr noundef nonnull %5, i32 noundef %51, i32 noundef %52, ptr noundef %46) #4 %54 = getelementptr inbounds i8, ptr %46, i64 16 %55 = load ptr, ptr %54, align 8, !tbaa !23 %56 = getelementptr inbounds i8, ptr %21, i64 16 %57 = load ptr, ptr %56, align 8, !tbaa !23 call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 4 dereferenceable(16) %55, ptr noundef nonnull align 4 dereferenceable(16) %57, i64 16, i1 false), !tbaa.struct !24 %58 = getelementptr inbounds i8, ptr %21, i64 8 %59 = load i32, ptr %58, align 8, !tbaa !19 %60 = getelementptr inbounds i8, ptr %46, i64 8 store i32 %59, ptr %60, align 8, !tbaa !19 %61 = load i64, ptr %21, align 8, !tbaa !15 %62 = load i64, ptr @STREAM_VIDEO, align 8, !tbaa !18 %63 = icmp eq i64 %61, %62 br i1 %63, label %64, label %81 64: ; preds = %45 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %2) #4 %65 = load i32, ptr %0, align 8, !tbaa !26 %66 = load i32, ptr @STREAM_CTRL_GET_ASPECT_RATIO, align 4, !tbaa !25 %67 = call i64 @stream_control(i32 noundef %65, i32 noundef %66, ptr noundef nonnull %2) #4 %68 = load i64, ptr @STREAM_OK, align 8, !tbaa !18 %69 = icmp eq i64 %67, %68 br i1 %69, label %70, label %80 70: ; preds = %64 call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %3) #4 store <2 x i32> zeroinitializer, ptr %3, align 8, !tbaa !25 %71 = load ptr, ptr %56, align 8, !tbaa !23 %72 = getelementptr inbounds i8, ptr %71, i64 8 %73 = load <2 x i32>, ptr %72, align 4, !tbaa !25 store <2 x i32> %73, ptr %14, align 8, !tbaa !25 %74 = load double, ptr %2, align 8, !tbaa !27 %75 = fmul double %74, 1.728000e+03 %76 = fptosi double %75 to i32 %77 = call i32 @mp_image_params_set_dsize(ptr noundef nonnull %3, i32 noundef %76, i32 noundef 1728) #4 %78 = load ptr, ptr %54, align 8, !tbaa !23 %79 = load <2 x i32>, ptr %3, align 8, !tbaa !25 store <2 x i32> %79, ptr %78, align 4, !tbaa !25 call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %3) #4 br label %80 80: ; preds = %70, %64 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %2) #4 br label %81 81: ; preds = %80, %45 %82 = load i32, ptr %0, align 8, !tbaa !26 %83 = load i32, ptr %15, align 4, !tbaa !29 %84 = call i32 @get_disc_lang(i32 noundef %82, ptr noundef nonnull %46, i32 noundef %83) #4 %85 = call i32 @demux_add_sh_stream(ptr noundef nonnull %0, ptr noundef nonnull %46) #4 br label %86 86: ; preds = %37, %81 %87 = add nsw i32 %19, 1 %88 = load i32, ptr %7, align 8, !tbaa !14 %89 = call i32 @demux_get_num_stream(i32 noundef %88) #4 %90 = icmp slt i32 %87, %89 br i1 %90, label %18, label %16, !llvm.loop !30 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @demux_get_num_stream(i32 noundef) local_unnamed_addr #2 declare ptr @demux_get_stream(i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @assert(i32 noundef) local_unnamed_addr #2 declare i32 @MP_TARRAY_APPEND(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 declare ptr @demux_alloc_sh_stream(i64 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nounwind willreturn memory(argmem: readwrite) declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #3 declare i64 @stream_control(i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @mp_image_params_set_dsize(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @get_disc_lang(i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @demux_add_sh_stream(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @reselect_streams(ptr noundef) local_unnamed_addr #2 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { mustprogress nocallback nofree nounwind willreturn memory(argmem: readwrite) } attributes #4 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !11, i64 8} !7 = !{!"TYPE_7__", !8, i64 0, !11, i64 8} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!13, !8, i64 0} !13 = !{!"priv", !8, i64 0, !8, i64 4, !8, i64 8, !11, i64 16, !8, i64 24} !14 = !{!13, !8, i64 24} !15 = !{!16, !17, i64 0} !16 = !{!"sh_stream", !17, i64 0, !8, i64 8, !11, i64 16} !17 = !{!"long", !9, i64 0} !18 = !{!17, !17, i64 0} !19 = !{!16, !8, i64 8} !20 = !{!13, !11, i64 16} !21 = !{!11, !11, i64 0} !22 = !{!13, !8, i64 8} !23 = !{!16, !11, i64 16} !24 = !{i64 0, i64 4, !25, i64 4, i64 4, !25, i64 8, i64 4, !25, i64 12, i64 4, !25} !25 = !{!8, !8, i64 0} !26 = !{!7, !8, i64 0} !27 = !{!28, !28, i64 0} !28 = !{!"double", !9, i64 0} !29 = !{!13, !8, i64 4} !30 = distinct !{!30, !31} !31 = !{!"llvm.loop.mustprogress"}
mpv_demux_extr_demux_disc.c_add_streams
; ModuleID = 'AnghaBench/sumatrapdf/mupdf/source/pdf/extr_pdf-annot.c_pdf_annot_default_appearance.c' source_filename = "AnghaBench/sumatrapdf/mupdf/source/pdf/extr_pdf-annot.c_pdf_annot_default_appearance.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_5__ = type { ptr, i32 } @DA = dso_local local_unnamed_addr global i32 0, align 4 @Root = dso_local local_unnamed_addr global i32 0, align 4 @AcroForm = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local void @pdf_annot_default_appearance(ptr noundef %0, ptr nocapture noundef readonly %1, ptr noundef %2, ptr noundef %3, ptr noundef %4) local_unnamed_addr #0 { %6 = getelementptr inbounds %struct.TYPE_5__, ptr %1, i64 0, i32 1 %7 = load i32, ptr %6, align 8, !tbaa !5 %8 = load i32, ptr @DA, align 4, !tbaa !11 %9 = tail call i32 @PDF_NAME(i32 noundef %8) #2 %10 = tail call ptr @pdf_dict_get_inheritable(ptr noundef %0, i32 noundef %7, i32 noundef %9) #2 %11 = icmp eq ptr %10, null br i1 %11, label %12, label %23 12: ; preds = %5 %13 = load ptr, ptr %1, align 8, !tbaa !12 %14 = load i32, ptr %13, align 4, !tbaa !13 %15 = tail call ptr @pdf_trailer(ptr noundef %0, i32 noundef %14) #2 %16 = load i32, ptr @Root, align 4, !tbaa !11 %17 = tail call i32 @PDF_NAME(i32 noundef %16) #2 %18 = load i32, ptr @AcroForm, align 4, !tbaa !11 %19 = tail call i32 @PDF_NAME(i32 noundef %18) #2 %20 = load i32, ptr @DA, align 4, !tbaa !11 %21 = tail call i32 @PDF_NAME(i32 noundef %20) #2 %22 = tail call ptr @pdf_dict_getl(ptr noundef %0, ptr noundef %15, i32 noundef %17, i32 noundef %19, i32 noundef %21, ptr noundef null) #2 br label %23 23: ; preds = %12, %5 %24 = phi ptr [ %10, %5 ], [ %22, %12 ] %25 = tail call i32 @pdf_to_str_buf(ptr noundef %0, ptr noundef %24) #2 %26 = tail call i32 @pdf_parse_default_appearance(ptr noundef %0, i32 noundef %25, ptr noundef %2, ptr noundef %3, ptr noundef %4) #2 ret void } declare ptr @pdf_dict_get_inheritable(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @PDF_NAME(i32 noundef) local_unnamed_addr #1 declare ptr @pdf_trailer(ptr noundef, i32 noundef) local_unnamed_addr #1 declare ptr @pdf_dict_getl(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #1 declare i32 @pdf_parse_default_appearance(ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1 declare i32 @pdf_to_str_buf(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !10, i64 8} !6 = !{!"TYPE_5__", !7, i64 0, !10, i64 8} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"int", !8, i64 0} !11 = !{!10, !10, i64 0} !12 = !{!6, !7, i64 0} !13 = !{!14, !10, i64 0} !14 = !{!"TYPE_4__", !10, i64 0}
; ModuleID = 'AnghaBench/sumatrapdf/mupdf/source/pdf/extr_pdf-annot.c_pdf_annot_default_appearance.c' source_filename = "AnghaBench/sumatrapdf/mupdf/source/pdf/extr_pdf-annot.c_pdf_annot_default_appearance.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @DA = common local_unnamed_addr global i32 0, align 4 @Root = common local_unnamed_addr global i32 0, align 4 @AcroForm = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define void @pdf_annot_default_appearance(ptr noundef %0, ptr nocapture noundef readonly %1, ptr noundef %2, ptr noundef %3, ptr noundef %4) local_unnamed_addr #0 { %6 = getelementptr inbounds i8, ptr %1, i64 8 %7 = load i32, ptr %6, align 8, !tbaa !6 %8 = load i32, ptr @DA, align 4, !tbaa !12 %9 = tail call i32 @PDF_NAME(i32 noundef %8) #2 %10 = tail call ptr @pdf_dict_get_inheritable(ptr noundef %0, i32 noundef %7, i32 noundef %9) #2 %11 = icmp eq ptr %10, null br i1 %11, label %12, label %23 12: ; preds = %5 %13 = load ptr, ptr %1, align 8, !tbaa !13 %14 = load i32, ptr %13, align 4, !tbaa !14 %15 = tail call ptr @pdf_trailer(ptr noundef %0, i32 noundef %14) #2 %16 = load i32, ptr @Root, align 4, !tbaa !12 %17 = tail call i32 @PDF_NAME(i32 noundef %16) #2 %18 = load i32, ptr @AcroForm, align 4, !tbaa !12 %19 = tail call i32 @PDF_NAME(i32 noundef %18) #2 %20 = load i32, ptr @DA, align 4, !tbaa !12 %21 = tail call i32 @PDF_NAME(i32 noundef %20) #2 %22 = tail call ptr @pdf_dict_getl(ptr noundef %0, ptr noundef %15, i32 noundef %17, i32 noundef %19, i32 noundef %21, ptr noundef null) #2 br label %23 23: ; preds = %12, %5 %24 = phi ptr [ %10, %5 ], [ %22, %12 ] %25 = tail call i32 @pdf_to_str_buf(ptr noundef %0, ptr noundef %24) #2 %26 = tail call i32 @pdf_parse_default_appearance(ptr noundef %0, i32 noundef %25, ptr noundef %2, ptr noundef %3, ptr noundef %4) #2 ret void } declare ptr @pdf_dict_get_inheritable(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @PDF_NAME(i32 noundef) local_unnamed_addr #1 declare ptr @pdf_trailer(ptr noundef, i32 noundef) local_unnamed_addr #1 declare ptr @pdf_dict_getl(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #1 declare i32 @pdf_parse_default_appearance(ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1 declare i32 @pdf_to_str_buf(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !11, i64 8} !7 = !{!"TYPE_5__", !8, i64 0, !11, i64 8} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"int", !9, i64 0} !12 = !{!11, !11, i64 0} !13 = !{!7, !8, i64 0} !14 = !{!15, !11, i64 0} !15 = !{!"TYPE_4__", !11, i64 0}
sumatrapdf_mupdf_source_pdf_extr_pdf-annot.c_pdf_annot_default_appearance
; ModuleID = 'AnghaBench/linux/security/smack/extr_smackfs.c_smk_open_relabel_self.c' source_filename = "AnghaBench/linux/security/smack/extr_smackfs.c_smk_open_relabel_self.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @relabel_self_seq_ops = dso_local global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @smk_open_relabel_self], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @smk_open_relabel_self(ptr nocapture readnone %0, ptr noundef %1) #0 { %3 = tail call i32 @seq_open(ptr noundef %1, ptr noundef nonnull @relabel_self_seq_ops) #2 ret i32 %3 } declare i32 @seq_open(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/linux/security/smack/extr_smackfs.c_smk_open_relabel_self.c' source_filename = "AnghaBench/linux/security/smack/extr_smackfs.c_smk_open_relabel_self.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @relabel_self_seq_ops = common global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @smk_open_relabel_self], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @smk_open_relabel_self(ptr nocapture readnone %0, ptr noundef %1) #0 { %3 = tail call i32 @seq_open(ptr noundef %1, ptr noundef nonnull @relabel_self_seq_ops) #2 ret i32 %3 } declare i32 @seq_open(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
linux_security_smack_extr_smackfs.c_smk_open_relabel_self
; ModuleID = 'AnghaBench/linux/drivers/iio/temperature/extr_tmp007.c_tmp007_read_raw.c' source_filename = "AnghaBench/linux/drivers/iio/temperature/extr_tmp007.c_tmp007_read_raw.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.tmp007_data = type { i32, i32 } @TMP007_TDIE = dso_local local_unnamed_addr global i32 0, align 4 @TMP007_TOBJECT = dso_local local_unnamed_addr global i32 0, align 4 @EINVAL = dso_local local_unnamed_addr global i32 0, align 4 @TMP007_TEMP_SHIFT = dso_local local_unnamed_addr global i32 0, align 4 @IIO_VAL_INT = dso_local local_unnamed_addr global i32 0, align 4 @IIO_VAL_INT_PLUS_MICRO = dso_local local_unnamed_addr global i32 0, align 4 @TMP007_CONFIG_CR_MASK = dso_local local_unnamed_addr global i32 0, align 4 @TMP007_CONFIG_CR_SHIFT = dso_local local_unnamed_addr global i32 0, align 4 @tmp007_avgs = dso_local local_unnamed_addr global ptr null, align 8 @llvm.compiler.used = appending global [1 x ptr] [ptr @tmp007_read_raw], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @tmp007_read_raw(ptr noundef %0, ptr nocapture noundef readonly %1, ptr nocapture noundef writeonly %2, ptr nocapture noundef writeonly %3, i64 noundef %4) #0 { %6 = tail call ptr @iio_priv(ptr noundef %0) #2 switch i64 %4, label %44 [ i64 132, label %7 i64 130, label %28 i64 131, label %30 ] 7: ; preds = %5 %8 = load i32, ptr %1, align 4, !tbaa !5 switch i32 %8, label %19 [ i32 129, label %9 i32 128, label %15 ] 9: ; preds = %7 %10 = getelementptr inbounds %struct.tmp007_data, ptr %6, i64 0, i32 1 %11 = load i32, ptr %10, align 4, !tbaa !10 %12 = load i32, ptr @TMP007_TDIE, align 4, !tbaa !12 %13 = tail call i32 @i2c_smbus_read_word_swapped(i32 noundef %11, i32 noundef %12) #2 %14 = icmp slt i32 %13, 0 br i1 %14, label %47, label %22 15: ; preds = %7 %16 = load i32, ptr @TMP007_TOBJECT, align 4, !tbaa !12 %17 = tail call i32 @tmp007_read_temperature(ptr noundef %6, i32 noundef %16) #2 %18 = icmp slt i32 %17, 0 br i1 %18, label %47, label %22 19: ; preds = %7 %20 = load i32, ptr @EINVAL, align 4, !tbaa !12 %21 = sub nsw i32 0, %20 br label %47 22: ; preds = %15, %9 %23 = phi i32 [ %17, %15 ], [ %13, %9 ] %24 = tail call i32 @sign_extend32(i32 noundef %23, i32 noundef 15) #2 %25 = load i32, ptr @TMP007_TEMP_SHIFT, align 4, !tbaa !12 %26 = ashr i32 %24, %25 store i32 %26, ptr %2, align 4, !tbaa !12 %27 = load i32, ptr @IIO_VAL_INT, align 4, !tbaa !12 br label %47 28: ; preds = %5 store i32 31, ptr %2, align 4, !tbaa !12 store i32 250000, ptr %3, align 4, !tbaa !12 %29 = load i32, ptr @IIO_VAL_INT_PLUS_MICRO, align 4, !tbaa !12 br label %47 30: ; preds = %5 %31 = load i32, ptr %6, align 4, !tbaa !13 %32 = load i32, ptr @TMP007_CONFIG_CR_MASK, align 4, !tbaa !12 %33 = and i32 %32, %31 %34 = load i32, ptr @TMP007_CONFIG_CR_SHIFT, align 4, !tbaa !12 %35 = ashr i32 %33, %34 %36 = load ptr, ptr @tmp007_avgs, align 8, !tbaa !14 %37 = sext i32 %35 to i64 %38 = getelementptr inbounds ptr, ptr %36, i64 %37 %39 = load ptr, ptr %38, align 8, !tbaa !14 %40 = load i32, ptr %39, align 4, !tbaa !12 store i32 %40, ptr %2, align 4, !tbaa !12 %41 = getelementptr inbounds i32, ptr %39, i64 1 %42 = load i32, ptr %41, align 4, !tbaa !12 store i32 %42, ptr %3, align 4, !tbaa !12 %43 = load i32, ptr @IIO_VAL_INT_PLUS_MICRO, align 4, !tbaa !12 br label %47 44: ; preds = %5 %45 = load i32, ptr @EINVAL, align 4, !tbaa !12 %46 = sub nsw i32 0, %45 br label %47 47: ; preds = %15, %9, %44, %30, %28, %22, %19 %48 = phi i32 [ %46, %44 ], [ %43, %30 ], [ %29, %28 ], [ %21, %19 ], [ %27, %22 ], [ %13, %9 ], [ %17, %15 ] ret i32 %48 } declare ptr @iio_priv(ptr noundef) local_unnamed_addr #1 declare i32 @i2c_smbus_read_word_swapped(i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @tmp007_read_temperature(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @sign_extend32(i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"iio_chan_spec", !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !7, i64 4} !11 = !{!"tmp007_data", !7, i64 0, !7, i64 4} !12 = !{!7, !7, i64 0} !13 = !{!11, !7, i64 0} !14 = !{!15, !15, i64 0} !15 = !{!"any pointer", !8, i64 0}
; ModuleID = 'AnghaBench/linux/drivers/iio/temperature/extr_tmp007.c_tmp007_read_raw.c' source_filename = "AnghaBench/linux/drivers/iio/temperature/extr_tmp007.c_tmp007_read_raw.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @TMP007_TDIE = common local_unnamed_addr global i32 0, align 4 @TMP007_TOBJECT = common local_unnamed_addr global i32 0, align 4 @EINVAL = common local_unnamed_addr global i32 0, align 4 @TMP007_TEMP_SHIFT = common local_unnamed_addr global i32 0, align 4 @IIO_VAL_INT = common local_unnamed_addr global i32 0, align 4 @IIO_VAL_INT_PLUS_MICRO = common local_unnamed_addr global i32 0, align 4 @TMP007_CONFIG_CR_MASK = common local_unnamed_addr global i32 0, align 4 @TMP007_CONFIG_CR_SHIFT = common local_unnamed_addr global i32 0, align 4 @tmp007_avgs = common local_unnamed_addr global ptr null, align 8 @llvm.used = appending global [1 x ptr] [ptr @tmp007_read_raw], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @tmp007_read_raw(ptr noundef %0, ptr nocapture noundef readonly %1, ptr nocapture noundef writeonly %2, ptr nocapture noundef writeonly %3, i64 noundef %4) #0 { %6 = tail call ptr @iio_priv(ptr noundef %0) #2 switch i64 %4, label %44 [ i64 132, label %7 i64 130, label %28 i64 131, label %30 ] 7: ; preds = %5 %8 = load i32, ptr %1, align 4, !tbaa !6 switch i32 %8, label %19 [ i32 129, label %9 i32 128, label %15 ] 9: ; preds = %7 %10 = getelementptr inbounds i8, ptr %6, i64 4 %11 = load i32, ptr %10, align 4, !tbaa !11 %12 = load i32, ptr @TMP007_TDIE, align 4, !tbaa !13 %13 = tail call i32 @i2c_smbus_read_word_swapped(i32 noundef %11, i32 noundef %12) #2 %14 = icmp slt i32 %13, 0 br i1 %14, label %47, label %22 15: ; preds = %7 %16 = load i32, ptr @TMP007_TOBJECT, align 4, !tbaa !13 %17 = tail call i32 @tmp007_read_temperature(ptr noundef %6, i32 noundef %16) #2 %18 = icmp slt i32 %17, 0 br i1 %18, label %47, label %22 19: ; preds = %7 %20 = load i32, ptr @EINVAL, align 4, !tbaa !13 %21 = sub nsw i32 0, %20 br label %47 22: ; preds = %15, %9 %23 = phi i32 [ %17, %15 ], [ %13, %9 ] %24 = tail call i32 @sign_extend32(i32 noundef %23, i32 noundef 15) #2 %25 = load i32, ptr @TMP007_TEMP_SHIFT, align 4, !tbaa !13 %26 = ashr i32 %24, %25 store i32 %26, ptr %2, align 4, !tbaa !13 %27 = load i32, ptr @IIO_VAL_INT, align 4, !tbaa !13 br label %47 28: ; preds = %5 store i32 31, ptr %2, align 4, !tbaa !13 store i32 250000, ptr %3, align 4, !tbaa !13 %29 = load i32, ptr @IIO_VAL_INT_PLUS_MICRO, align 4, !tbaa !13 br label %47 30: ; preds = %5 %31 = load i32, ptr %6, align 4, !tbaa !14 %32 = load i32, ptr @TMP007_CONFIG_CR_MASK, align 4, !tbaa !13 %33 = and i32 %32, %31 %34 = load i32, ptr @TMP007_CONFIG_CR_SHIFT, align 4, !tbaa !13 %35 = ashr i32 %33, %34 %36 = load ptr, ptr @tmp007_avgs, align 8, !tbaa !15 %37 = sext i32 %35 to i64 %38 = getelementptr inbounds ptr, ptr %36, i64 %37 %39 = load ptr, ptr %38, align 8, !tbaa !15 %40 = load i32, ptr %39, align 4, !tbaa !13 store i32 %40, ptr %2, align 4, !tbaa !13 %41 = getelementptr inbounds i8, ptr %39, i64 4 %42 = load i32, ptr %41, align 4, !tbaa !13 store i32 %42, ptr %3, align 4, !tbaa !13 %43 = load i32, ptr @IIO_VAL_INT_PLUS_MICRO, align 4, !tbaa !13 br label %47 44: ; preds = %5 %45 = load i32, ptr @EINVAL, align 4, !tbaa !13 %46 = sub nsw i32 0, %45 br label %47 47: ; preds = %15, %9, %44, %30, %28, %22, %19 %48 = phi i32 [ %46, %44 ], [ %43, %30 ], [ %29, %28 ], [ %21, %19 ], [ %27, %22 ], [ %13, %9 ], [ %17, %15 ] ret i32 %48 } declare ptr @iio_priv(ptr noundef) local_unnamed_addr #1 declare i32 @i2c_smbus_read_word_swapped(i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @tmp007_read_temperature(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @sign_extend32(i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"iio_chan_spec", !8, i64 0} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !8, i64 4} !12 = !{!"tmp007_data", !8, i64 0, !8, i64 4} !13 = !{!8, !8, i64 0} !14 = !{!12, !8, i64 0} !15 = !{!16, !16, i64 0} !16 = !{!"any pointer", !9, i64 0}
linux_drivers_iio_temperature_extr_tmp007.c_tmp007_read_raw
; ModuleID = 'AnghaBench/freebsd/contrib/elftoolchain/readelf/extr_readelf.c__read_msb.c' source_filename = "AnghaBench/freebsd/contrib/elftoolchain/readelf/extr_readelf.c__read_msb.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @_read_msb], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(read, argmem: readwrite, inaccessiblemem: none) uwtable define internal i32 @_read_msb(ptr nocapture noundef readonly %0, ptr nocapture noundef %1, i32 noundef %2) #0 { %4 = load i64, ptr %0, align 8, !tbaa !5 %5 = inttoptr i64 %4 to ptr %6 = load i32, ptr %1, align 4, !tbaa !10 %7 = sext i32 %6 to i64 %8 = getelementptr inbounds i32, ptr %5, i64 %7 switch i32 %2, label %34 [ i32 1, label %9 i32 2, label %11 i32 4, label %17 i32 8, label %31 ] 9: ; preds = %3 %10 = load i32, ptr %8, align 4, !tbaa !10 br label %31 11: ; preds = %3 %12 = getelementptr inbounds i32, ptr %8, i64 1 %13 = load i32, ptr %12, align 4, !tbaa !10 %14 = load i32, ptr %8, align 4, !tbaa !10 %15 = shl i32 %14, 8 %16 = or i32 %15, %13 br label %31 17: ; preds = %3 %18 = getelementptr inbounds i32, ptr %8, i64 3 %19 = load i32, ptr %18, align 4, !tbaa !10 %20 = getelementptr inbounds i32, ptr %8, i64 2 %21 = load i32, ptr %20, align 4, !tbaa !10 %22 = shl i32 %21, 8 %23 = getelementptr inbounds i32, ptr %8, i64 1 %24 = load i32, ptr %23, align 4, !tbaa !10 %25 = shl i32 %24, 16 %26 = load i32, ptr %8, align 4, !tbaa !10 %27 = shl i32 %26, 24 %28 = or i32 %22, %19 %29 = or i32 %28, %25 %30 = or i32 %29, %27 br label %31 31: ; preds = %3, %17, %11, %9 %32 = phi i32 [ %30, %17 ], [ %16, %11 ], [ %10, %9 ], [ poison, %3 ] %33 = add nsw i32 %6, %2 store i32 %33, ptr %1, align 4, !tbaa !10 br label %34 34: ; preds = %3, %31 %35 = phi i32 [ %32, %31 ], [ 0, %3 ] ret i32 %35 } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(read, argmem: readwrite, inaccessiblemem: none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_3__", !7, i64 0} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !11, i64 0} !11 = !{!"int", !8, i64 0}
; ModuleID = 'AnghaBench/freebsd/contrib/elftoolchain/readelf/extr_readelf.c__read_msb.c' source_filename = "AnghaBench/freebsd/contrib/elftoolchain/readelf/extr_readelf.c__read_msb.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @_read_msb], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, argmem: readwrite, inaccessiblemem: none) uwtable(sync) define internal i32 @_read_msb(ptr nocapture noundef readonly %0, ptr nocapture noundef %1, i32 noundef %2) #0 { %4 = load i64, ptr %0, align 8, !tbaa !6 %5 = inttoptr i64 %4 to ptr %6 = load i32, ptr %1, align 4, !tbaa !11 %7 = sext i32 %6 to i64 %8 = getelementptr inbounds i32, ptr %5, i64 %7 switch i32 %2, label %34 [ i32 1, label %9 i32 2, label %11 i32 4, label %17 i32 8, label %31 ] 9: ; preds = %3 %10 = load i32, ptr %8, align 4, !tbaa !11 br label %31 11: ; preds = %3 %12 = getelementptr inbounds i8, ptr %8, i64 4 %13 = load i32, ptr %12, align 4, !tbaa !11 %14 = load i32, ptr %8, align 4, !tbaa !11 %15 = shl i32 %14, 8 %16 = or i32 %15, %13 br label %31 17: ; preds = %3 %18 = getelementptr inbounds i8, ptr %8, i64 12 %19 = load i32, ptr %18, align 4, !tbaa !11 %20 = getelementptr inbounds i8, ptr %8, i64 8 %21 = load i32, ptr %20, align 4, !tbaa !11 %22 = shl i32 %21, 8 %23 = getelementptr inbounds i8, ptr %8, i64 4 %24 = load i32, ptr %23, align 4, !tbaa !11 %25 = shl i32 %24, 16 %26 = load i32, ptr %8, align 4, !tbaa !11 %27 = shl i32 %26, 24 %28 = or i32 %22, %19 %29 = or i32 %28, %25 %30 = or i32 %29, %27 br label %31 31: ; preds = %3, %17, %11, %9 %32 = phi i32 [ %30, %17 ], [ %16, %11 ], [ %10, %9 ], [ poison, %3 ] %33 = add nsw i32 %6, %2 store i32 %33, ptr %1, align 4, !tbaa !11 br label %34 34: ; preds = %3, %31 %35 = phi i32 [ %32, %31 ], [ 0, %3 ] ret i32 %35 } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, argmem: readwrite, inaccessiblemem: none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_3__", !8, i64 0} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !12, i64 0} !12 = !{!"int", !9, i64 0}
freebsd_contrib_elftoolchain_readelf_extr_readelf.c__read_msb
; ModuleID = 'AnghaBench/linux/drivers/gpu/drm/amd/powerplay/extr_amdgpu_smu.c_smu_dpm_set_power_gate.c' source_filename = "AnghaBench/linux/drivers/gpu/drm/amd/powerplay/extr_amdgpu_smu.c_smu_dpm_set_power_gate.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" ; Function Attrs: nounwind uwtable define dso_local i32 @smu_dpm_set_power_gate(ptr noundef %0, i32 noundef %1, i32 noundef %2) local_unnamed_addr #0 { switch i32 %1, label %12 [ i32 129, label %4 i32 128, label %6 i32 131, label %8 i32 130, label %10 ] 4: ; preds = %3 %5 = tail call i32 @smu_dpm_set_uvd_enable(ptr noundef %0, i32 noundef %2) #2 br label %12 6: ; preds = %3 %7 = tail call i32 @smu_dpm_set_vce_enable(ptr noundef %0, i32 noundef %2) #2 br label %12 8: ; preds = %3 %9 = tail call i32 @smu_gfx_off_control(ptr noundef %0, i32 noundef %2) #2 br label %12 10: ; preds = %3 %11 = tail call i32 @smu_powergate_sdma(ptr noundef %0, i32 noundef %2) #2 br label %12 12: ; preds = %3, %10, %8, %6, %4 %13 = phi i32 [ 0, %3 ], [ %11, %10 ], [ %9, %8 ], [ %7, %6 ], [ %5, %4 ] ret i32 %13 } declare i32 @smu_dpm_set_uvd_enable(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @smu_dpm_set_vce_enable(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @smu_gfx_off_control(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @smu_powergate_sdma(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/linux/drivers/gpu/drm/amd/powerplay/extr_amdgpu_smu.c_smu_dpm_set_power_gate.c' source_filename = "AnghaBench/linux/drivers/gpu/drm/amd/powerplay/extr_amdgpu_smu.c_smu_dpm_set_power_gate.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" ; Function Attrs: nounwind ssp uwtable(sync) define i32 @smu_dpm_set_power_gate(ptr noundef %0, i32 noundef %1, i32 noundef %2) local_unnamed_addr #0 { switch i32 %1, label %12 [ i32 129, label %4 i32 128, label %6 i32 131, label %8 i32 130, label %10 ] 4: ; preds = %3 %5 = tail call i32 @smu_dpm_set_uvd_enable(ptr noundef %0, i32 noundef %2) #2 br label %12 6: ; preds = %3 %7 = tail call i32 @smu_dpm_set_vce_enable(ptr noundef %0, i32 noundef %2) #2 br label %12 8: ; preds = %3 %9 = tail call i32 @smu_gfx_off_control(ptr noundef %0, i32 noundef %2) #2 br label %12 10: ; preds = %3 %11 = tail call i32 @smu_powergate_sdma(ptr noundef %0, i32 noundef %2) #2 br label %12 12: ; preds = %3, %10, %8, %6, %4 %13 = phi i32 [ 0, %3 ], [ %11, %10 ], [ %9, %8 ], [ %7, %6 ], [ %5, %4 ] ret i32 %13 } declare i32 @smu_dpm_set_uvd_enable(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @smu_dpm_set_vce_enable(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @smu_gfx_off_control(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @smu_powergate_sdma(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
linux_drivers_gpu_drm_amd_powerplay_extr_amdgpu_smu.c_smu_dpm_set_power_gate
; ModuleID = 'AnghaBench/linux/drivers/usb/serial/extr_usb-serial.c_setup_port_interrupt_in.c' source_filename = "AnghaBench/linux/drivers/usb/serial/extr_usb-serial.c_setup_port_interrupt_in.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.usb_serial_port = type { i32, i32, i32, ptr } %struct.TYPE_2__ = type { ptr, ptr } %struct.usb_endpoint_descriptor = type { i32, i32 } @GFP_KERNEL = dso_local local_unnamed_addr global i32 0, align 4 @ENOMEM = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @setup_port_interrupt_in], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @setup_port_interrupt_in(ptr noundef %0, ptr noundef %1) #0 { %3 = getelementptr inbounds %struct.usb_serial_port, ptr %0, i64 0, i32 3 %4 = load ptr, ptr %3, align 8, !tbaa !5 %5 = getelementptr inbounds %struct.TYPE_2__, ptr %4, i64 0, i32 1 %6 = load ptr, ptr %5, align 8, !tbaa !11 %7 = load ptr, ptr %4, align 8, !tbaa !13 %8 = load i32, ptr @GFP_KERNEL, align 4, !tbaa !14 %9 = tail call i32 @usb_alloc_urb(i32 noundef 0, i32 noundef %8) #2 %10 = getelementptr inbounds %struct.usb_serial_port, ptr %0, i64 0, i32 1 store i32 %9, ptr %10, align 4, !tbaa !15 %11 = icmp eq i32 %9, 0 br i1 %11, label %12, label %15 12: ; preds = %2 %13 = load i32, ptr @ENOMEM, align 4, !tbaa !14 %14 = sub nsw i32 0, %13 br label %34 15: ; preds = %2 %16 = tail call i32 @usb_endpoint_maxp(ptr noundef %1) #2 %17 = getelementptr inbounds %struct.usb_endpoint_descriptor, ptr %1, i64 0, i32 1 %18 = load i32, ptr %17, align 4, !tbaa !16 %19 = getelementptr inbounds %struct.usb_serial_port, ptr %0, i64 0, i32 2 store i32 %18, ptr %19, align 8, !tbaa !18 %20 = load i32, ptr @GFP_KERNEL, align 4, !tbaa !14 %21 = tail call i32 @kmalloc(i32 noundef %16, i32 noundef %20) #2 store i32 %21, ptr %0, align 8, !tbaa !19 %22 = icmp eq i32 %21, 0 br i1 %22, label %23, label %26 23: ; preds = %15 %24 = load i32, ptr @ENOMEM, align 4, !tbaa !14 %25 = sub nsw i32 0, %24 br label %34 26: ; preds = %15 %27 = load i32, ptr %10, align 4, !tbaa !15 %28 = load i32, ptr %17, align 4, !tbaa !16 %29 = tail call i32 @usb_rcvintpipe(ptr noundef %7, i32 noundef %28) #2 %30 = load i32, ptr %0, align 8, !tbaa !19 %31 = load i32, ptr %6, align 4, !tbaa !20 %32 = load i32, ptr %1, align 4, !tbaa !22 %33 = tail call i32 @usb_fill_int_urb(i32 noundef %27, ptr noundef %7, i32 noundef %29, i32 noundef %30, i32 noundef %16, i32 noundef %31, ptr noundef nonnull %0, i32 noundef %32) #2 br label %34 34: ; preds = %26, %23, %12 %35 = phi i32 [ 0, %26 ], [ %25, %23 ], [ %14, %12 ] ret i32 %35 } declare i32 @usb_alloc_urb(i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @usb_endpoint_maxp(ptr noundef) local_unnamed_addr #1 declare i32 @kmalloc(i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @usb_fill_int_urb(i32 noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @usb_rcvintpipe(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !10, i64 16} !6 = !{!"usb_serial_port", !7, i64 0, !7, i64 4, !7, i64 8, !10, i64 16} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!12, !10, i64 8} !12 = !{!"TYPE_2__", !10, i64 0, !10, i64 8} !13 = !{!12, !10, i64 0} !14 = !{!7, !7, i64 0} !15 = !{!6, !7, i64 4} !16 = !{!17, !7, i64 4} !17 = !{!"usb_endpoint_descriptor", !7, i64 0, !7, i64 4} !18 = !{!6, !7, i64 8} !19 = !{!6, !7, i64 0} !20 = !{!21, !7, i64 0} !21 = !{!"usb_serial_driver", !7, i64 0} !22 = !{!17, !7, i64 0}
; ModuleID = 'AnghaBench/linux/drivers/usb/serial/extr_usb-serial.c_setup_port_interrupt_in.c' source_filename = "AnghaBench/linux/drivers/usb/serial/extr_usb-serial.c_setup_port_interrupt_in.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @GFP_KERNEL = common local_unnamed_addr global i32 0, align 4 @ENOMEM = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @setup_port_interrupt_in], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal range(i32 -2147483647, -2147483648) i32 @setup_port_interrupt_in(ptr noundef %0, ptr noundef %1) #0 { %3 = getelementptr inbounds i8, ptr %0, i64 16 %4 = load ptr, ptr %3, align 8, !tbaa !6 %5 = getelementptr inbounds i8, ptr %4, i64 8 %6 = load ptr, ptr %5, align 8, !tbaa !12 %7 = load ptr, ptr %4, align 8, !tbaa !14 %8 = load i32, ptr @GFP_KERNEL, align 4, !tbaa !15 %9 = tail call i32 @usb_alloc_urb(i32 noundef 0, i32 noundef %8) #2 %10 = getelementptr inbounds i8, ptr %0, i64 4 store i32 %9, ptr %10, align 4, !tbaa !16 %11 = icmp eq i32 %9, 0 br i1 %11, label %12, label %15 12: ; preds = %2 %13 = load i32, ptr @ENOMEM, align 4, !tbaa !15 %14 = sub nsw i32 0, %13 br label %34 15: ; preds = %2 %16 = tail call i32 @usb_endpoint_maxp(ptr noundef %1) #2 %17 = getelementptr inbounds i8, ptr %1, i64 4 %18 = load i32, ptr %17, align 4, !tbaa !17 %19 = getelementptr inbounds i8, ptr %0, i64 8 store i32 %18, ptr %19, align 8, !tbaa !19 %20 = load i32, ptr @GFP_KERNEL, align 4, !tbaa !15 %21 = tail call i32 @kmalloc(i32 noundef %16, i32 noundef %20) #2 store i32 %21, ptr %0, align 8, !tbaa !20 %22 = icmp eq i32 %21, 0 br i1 %22, label %23, label %26 23: ; preds = %15 %24 = load i32, ptr @ENOMEM, align 4, !tbaa !15 %25 = sub nsw i32 0, %24 br label %34 26: ; preds = %15 %27 = load i32, ptr %10, align 4, !tbaa !16 %28 = load i32, ptr %17, align 4, !tbaa !17 %29 = tail call i32 @usb_rcvintpipe(ptr noundef %7, i32 noundef %28) #2 %30 = load i32, ptr %0, align 8, !tbaa !20 %31 = load i32, ptr %6, align 4, !tbaa !21 %32 = load i32, ptr %1, align 4, !tbaa !23 %33 = tail call i32 @usb_fill_int_urb(i32 noundef %27, ptr noundef %7, i32 noundef %29, i32 noundef %30, i32 noundef %16, i32 noundef %31, ptr noundef nonnull %0, i32 noundef %32) #2 br label %34 34: ; preds = %26, %23, %12 %35 = phi i32 [ 0, %26 ], [ %25, %23 ], [ %14, %12 ] ret i32 %35 } declare i32 @usb_alloc_urb(i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @usb_endpoint_maxp(ptr noundef) local_unnamed_addr #1 declare i32 @kmalloc(i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @usb_fill_int_urb(i32 noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @usb_rcvintpipe(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !11, i64 16} !7 = !{!"usb_serial_port", !8, i64 0, !8, i64 4, !8, i64 8, !11, i64 16} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!13, !11, i64 8} !13 = !{!"TYPE_2__", !11, i64 0, !11, i64 8} !14 = !{!13, !11, i64 0} !15 = !{!8, !8, i64 0} !16 = !{!7, !8, i64 4} !17 = !{!18, !8, i64 4} !18 = !{!"usb_endpoint_descriptor", !8, i64 0, !8, i64 4} !19 = !{!7, !8, i64 8} !20 = !{!7, !8, i64 0} !21 = !{!22, !8, i64 0} !22 = !{!"usb_serial_driver", !8, i64 0} !23 = !{!18, !8, i64 0}
linux_drivers_usb_serial_extr_usb-serial.c_setup_port_interrupt_in
; ModuleID = 'AnghaBench/nginx/src/event/modules/extr_ngx_kqueue_module.c_ngx_kqueue_set_event.c' source_filename = "AnghaBench/nginx/src/event/modules/extr_ngx_kqueue_module.c_ngx_kqueue_set_event.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.timespec = type { i64, i64 } %struct.TYPE_4__ = type { i64, i64, i32, i64, ptr } %struct.kevent = type { i16, i32, i64, i32, i64, i32 } @NGX_LOG_DEBUG_EVENT = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [37 x i8] c"kevent set event: %d: ft:%i fl:%04Xi\00", align 1 @nchanges = dso_local local_unnamed_addr global i64 0, align 8 @max_changes = dso_local local_unnamed_addr global i64 0, align 8 @NGX_LOG_WARN = dso_local local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [32 x i8] c"kqueue change list is filled up\00", align 1 @ngx_kqueue = dso_local local_unnamed_addr global i32 0, align 4 @change_list = dso_local local_unnamed_addr global ptr null, align 8 @NGX_LOG_ALERT = dso_local local_unnamed_addr global i32 0, align 4 @ngx_errno = dso_local local_unnamed_addr global i32 0, align 4 @.str.2 = private unnamed_addr constant [16 x i8] c"kevent() failed\00", align 1 @NGX_ERROR = dso_local local_unnamed_addr global i64 0, align 8 @EVFILT_VNODE = dso_local local_unnamed_addr global i64 0, align 8 @NOTE_DELETE = dso_local local_unnamed_addr global i32 0, align 4 @NOTE_WRITE = dso_local local_unnamed_addr global i32 0, align 4 @NOTE_EXTEND = dso_local local_unnamed_addr global i32 0, align 4 @NOTE_ATTRIB = dso_local local_unnamed_addr global i32 0, align 4 @NOTE_RENAME = dso_local local_unnamed_addr global i32 0, align 4 @NGX_FLUSH_EVENT = dso_local local_unnamed_addr global i32 0, align 4 @.str.3 = private unnamed_addr constant [13 x i8] c"kevent flush\00", align 1 @NGX_OK = dso_local local_unnamed_addr global i64 0, align 8 @NGX_LOWAT_EVENT = dso_local local_unnamed_addr global i32 0, align 4 @NOTE_LOWAT = dso_local local_unnamed_addr global i32 0, align 4 @NOTE_REVOKE = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @ngx_kqueue_set_event], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i64 @ngx_kqueue_set_event(ptr noundef %0, i64 noundef %1, i32 noundef %2) #0 { %4 = alloca %struct.timespec, align 8 call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %4) #4 %5 = getelementptr inbounds %struct.TYPE_4__, ptr %0, i64 0, i32 4 %6 = load ptr, ptr %5, align 8, !tbaa !5 %7 = load i32, ptr @NGX_LOG_DEBUG_EVENT, align 4, !tbaa !12 %8 = getelementptr inbounds %struct.TYPE_4__, ptr %0, i64 0, i32 2 %9 = load i32, ptr %8, align 8, !tbaa !13 %10 = load i32, ptr %6, align 4, !tbaa !14 %11 = tail call i32 @ngx_log_debug3(i32 noundef %7, i32 noundef %9, i32 noundef 0, ptr noundef nonnull @.str, i32 noundef %10, i64 noundef %1, i32 noundef %2) #4 %12 = load i64, ptr @nchanges, align 8, !tbaa !16 %13 = load i64, ptr @max_changes, align 8, !tbaa !16 %14 = icmp ult i64 %12, %13 br i1 %14, label %31, label %15 15: ; preds = %3 %16 = load i32, ptr @NGX_LOG_WARN, align 4, !tbaa !12 %17 = load i32, ptr %8, align 8, !tbaa !13 %18 = tail call i32 @ngx_log_error(i32 noundef %16, i32 noundef %17, i32 noundef 0, ptr noundef nonnull @.str.1) #4 call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %4, i8 0, i64 16, i1 false) %19 = load i32, ptr @ngx_kqueue, align 4, !tbaa !12 %20 = load ptr, ptr @change_list, align 8, !tbaa !17 %21 = load i64, ptr @nchanges, align 8, !tbaa !16 %22 = trunc i64 %21 to i32 %23 = call i32 @kevent(i32 noundef %19, ptr noundef %20, i32 noundef %22, ptr noundef null, i32 noundef 0, ptr noundef nonnull %4) #4 %24 = icmp eq i32 %23, -1 br i1 %24, label %25, label %30 25: ; preds = %15 %26 = load i32, ptr @NGX_LOG_ALERT, align 4, !tbaa !12 %27 = load i32, ptr %8, align 8, !tbaa !13 %28 = load i32, ptr @ngx_errno, align 4, !tbaa !12 %29 = call i32 @ngx_log_error(i32 noundef %26, i32 noundef %27, i32 noundef %28, ptr noundef nonnull @.str.2) #4 br label %83 30: ; preds = %15 store i64 0, ptr @nchanges, align 8, !tbaa !16 br label %31 31: ; preds = %30, %3 %32 = phi i64 [ 0, %30 ], [ %12, %3 ] %33 = load ptr, ptr @change_list, align 8, !tbaa !17 %34 = getelementptr inbounds %struct.kevent, ptr %33, i64 %32 %35 = load i32, ptr %6, align 4, !tbaa !14 %36 = getelementptr inbounds %struct.kevent, ptr %33, i64 %32, i32 5 store i32 %35, ptr %36, align 8, !tbaa !18 %37 = trunc i64 %1 to i16 store i16 %37, ptr %34, align 8, !tbaa !21 %38 = sext i32 %2 to i64 %39 = getelementptr inbounds %struct.kevent, ptr %33, i64 %32, i32 4 store i64 %38, ptr %39, align 8, !tbaa !22 %40 = ptrtoint ptr %0 to i64 %41 = load i64, ptr %0, align 8, !tbaa !23 %42 = or i64 %41, %40 %43 = call i32 @NGX_KQUEUE_UDATA_T(i64 noundef %42) #4 %44 = getelementptr inbounds %struct.kevent, ptr %33, i64 %32, i32 3 store i32 %43, ptr %44, align 8, !tbaa !24 %45 = load i64, ptr @EVFILT_VNODE, align 8, !tbaa !16 %46 = icmp eq i64 %45, %1 br i1 %46, label %47, label %57 47: ; preds = %31 %48 = load i32, ptr @NOTE_DELETE, align 4, !tbaa !12 %49 = load i32, ptr @NOTE_WRITE, align 4, !tbaa !12 %50 = or i32 %49, %48 %51 = load i32, ptr @NOTE_EXTEND, align 4, !tbaa !12 %52 = or i32 %50, %51 %53 = load i32, ptr @NOTE_ATTRIB, align 4, !tbaa !12 %54 = or i32 %52, %53 %55 = load i32, ptr @NOTE_RENAME, align 4, !tbaa !12 %56 = or i32 %54, %55 br label %57 57: ; preds = %31, %47 %58 = phi i32 [ %56, %47 ], [ 0, %31 ] %59 = getelementptr inbounds %struct.kevent, ptr %33, i64 %32, i32 1 store i32 %58, ptr %59, align 4 %60 = getelementptr inbounds %struct.kevent, ptr %33, i64 %32, i32 2 store i64 0, ptr %60, align 8 %61 = load i64, ptr @nchanges, align 8, !tbaa !16 %62 = getelementptr inbounds %struct.TYPE_4__, ptr %0, i64 0, i32 1 store i64 %61, ptr %62, align 8, !tbaa !25 %63 = add i64 %61, 1 store i64 %63, ptr @nchanges, align 8, !tbaa !16 %64 = load i32, ptr @NGX_FLUSH_EVENT, align 4, !tbaa !12 %65 = and i32 %64, %2 %66 = icmp eq i32 %65, 0 br i1 %66, label %83, label %67 67: ; preds = %57 call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %4, i8 0, i64 16, i1 false) %68 = load i32, ptr @NGX_LOG_DEBUG_EVENT, align 4, !tbaa !12 %69 = load i32, ptr %8, align 8, !tbaa !13 %70 = call i32 @ngx_log_debug0(i32 noundef %68, i32 noundef %69, i32 noundef 0, ptr noundef nonnull @.str.3) #4 %71 = load i32, ptr @ngx_kqueue, align 4, !tbaa !12 %72 = load ptr, ptr @change_list, align 8, !tbaa !17 %73 = load i64, ptr @nchanges, align 8, !tbaa !16 %74 = trunc i64 %73 to i32 %75 = call i32 @kevent(i32 noundef %71, ptr noundef %72, i32 noundef %74, ptr noundef null, i32 noundef 0, ptr noundef nonnull %4) #4 %76 = icmp eq i32 %75, -1 br i1 %76, label %77, label %82 77: ; preds = %67 %78 = load i32, ptr @NGX_LOG_ALERT, align 4, !tbaa !12 %79 = load i32, ptr %8, align 8, !tbaa !13 %80 = load i32, ptr @ngx_errno, align 4, !tbaa !12 %81 = call i32 @ngx_log_error(i32 noundef %78, i32 noundef %79, i32 noundef %80, ptr noundef nonnull @.str.2) #4 br label %83 82: ; preds = %67 store i64 0, ptr @nchanges, align 8, !tbaa !16 br label %83 83: ; preds = %57, %82, %77, %25 %84 = phi ptr [ @NGX_ERROR, %25 ], [ @NGX_ERROR, %77 ], [ @NGX_OK, %82 ], [ @NGX_OK, %57 ] %85 = load i64, ptr %84, align 8, !tbaa !16 call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %4) #4 ret i64 %85 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @ngx_log_debug3(i32 noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef, i64 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @ngx_log_error(i32 noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @kevent(i32 noundef, ptr noundef, i32 noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @NGX_KQUEUE_UDATA_T(i64 noundef) local_unnamed_addr #2 declare i32 @ngx_log_debug0(i32 noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 ; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write) declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #3 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nocallback nofree nounwind willreturn memory(argmem: write) } attributes #4 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !11, i64 32} !6 = !{!"TYPE_4__", !7, i64 0, !7, i64 8, !10, i64 16, !7, i64 24, !11, i64 32} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"int", !8, i64 0} !11 = !{!"any pointer", !8, i64 0} !12 = !{!10, !10, i64 0} !13 = !{!6, !10, i64 16} !14 = !{!15, !10, i64 0} !15 = !{!"TYPE_5__", !10, i64 0} !16 = !{!7, !7, i64 0} !17 = !{!11, !11, i64 0} !18 = !{!19, !10, i64 32} !19 = !{!"kevent", !20, i64 0, !10, i64 4, !7, i64 8, !10, i64 16, !7, i64 24, !10, i64 32} !20 = !{!"short", !8, i64 0} !21 = !{!19, !20, i64 0} !22 = !{!19, !7, i64 24} !23 = !{!6, !7, i64 0} !24 = !{!19, !10, i64 16} !25 = !{!6, !7, i64 8}
; ModuleID = 'AnghaBench/nginx/src/event/modules/extr_ngx_kqueue_module.c_ngx_kqueue_set_event.c' source_filename = "AnghaBench/nginx/src/event/modules/extr_ngx_kqueue_module.c_ngx_kqueue_set_event.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.timespec = type { i64, i64 } %struct.kevent = type { i16, i32, i64, i32, i64, i32 } @NGX_LOG_DEBUG_EVENT = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [37 x i8] c"kevent set event: %d: ft:%i fl:%04Xi\00", align 1 @nchanges = common local_unnamed_addr global i64 0, align 8 @max_changes = common local_unnamed_addr global i64 0, align 8 @NGX_LOG_WARN = common local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [32 x i8] c"kqueue change list is filled up\00", align 1 @ngx_kqueue = common local_unnamed_addr global i32 0, align 4 @change_list = common local_unnamed_addr global ptr null, align 8 @NGX_LOG_ALERT = common local_unnamed_addr global i32 0, align 4 @ngx_errno = common local_unnamed_addr global i32 0, align 4 @.str.2 = private unnamed_addr constant [16 x i8] c"kevent() failed\00", align 1 @NGX_ERROR = common local_unnamed_addr global i64 0, align 8 @EVFILT_VNODE = common local_unnamed_addr global i64 0, align 8 @NOTE_DELETE = common local_unnamed_addr global i32 0, align 4 @NOTE_WRITE = common local_unnamed_addr global i32 0, align 4 @NOTE_EXTEND = common local_unnamed_addr global i32 0, align 4 @NOTE_ATTRIB = common local_unnamed_addr global i32 0, align 4 @NOTE_RENAME = common local_unnamed_addr global i32 0, align 4 @NGX_FLUSH_EVENT = common local_unnamed_addr global i32 0, align 4 @.str.3 = private unnamed_addr constant [13 x i8] c"kevent flush\00", align 1 @NGX_OK = common local_unnamed_addr global i64 0, align 8 @NGX_LOWAT_EVENT = common local_unnamed_addr global i32 0, align 4 @NOTE_LOWAT = common local_unnamed_addr global i32 0, align 4 @NOTE_REVOKE = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @ngx_kqueue_set_event], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i64 @ngx_kqueue_set_event(ptr noundef %0, i64 noundef %1, i32 noundef %2) #0 { %4 = alloca %struct.timespec, align 8 call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %4) #4 %5 = getelementptr inbounds i8, ptr %0, i64 32 %6 = load ptr, ptr %5, align 8, !tbaa !6 %7 = load i32, ptr @NGX_LOG_DEBUG_EVENT, align 4, !tbaa !13 %8 = getelementptr inbounds i8, ptr %0, i64 16 %9 = load i32, ptr %8, align 8, !tbaa !14 %10 = load i32, ptr %6, align 4, !tbaa !15 %11 = tail call i32 @ngx_log_debug3(i32 noundef %7, i32 noundef %9, i32 noundef 0, ptr noundef nonnull @.str, i32 noundef %10, i64 noundef %1, i32 noundef %2) #4 %12 = load i64, ptr @nchanges, align 8, !tbaa !17 %13 = load i64, ptr @max_changes, align 8, !tbaa !17 %14 = icmp ult i64 %12, %13 br i1 %14, label %31, label %15 15: ; preds = %3 %16 = load i32, ptr @NGX_LOG_WARN, align 4, !tbaa !13 %17 = load i32, ptr %8, align 8, !tbaa !14 %18 = tail call i32 @ngx_log_error(i32 noundef %16, i32 noundef %17, i32 noundef 0, ptr noundef nonnull @.str.1) #4 call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %4, i8 0, i64 16, i1 false) %19 = load i32, ptr @ngx_kqueue, align 4, !tbaa !13 %20 = load ptr, ptr @change_list, align 8, !tbaa !18 %21 = load i64, ptr @nchanges, align 8, !tbaa !17 %22 = trunc i64 %21 to i32 %23 = call i32 @kevent(i32 noundef %19, ptr noundef %20, i32 noundef %22, ptr noundef null, i32 noundef 0, ptr noundef nonnull %4) #4 %24 = icmp eq i32 %23, -1 br i1 %24, label %25, label %30 25: ; preds = %15 %26 = load i32, ptr @NGX_LOG_ALERT, align 4, !tbaa !13 %27 = load i32, ptr %8, align 8, !tbaa !14 %28 = load i32, ptr @ngx_errno, align 4, !tbaa !13 %29 = call i32 @ngx_log_error(i32 noundef %26, i32 noundef %27, i32 noundef %28, ptr noundef nonnull @.str.2) #4 br label %83 30: ; preds = %15 store i64 0, ptr @nchanges, align 8, !tbaa !17 br label %31 31: ; preds = %30, %3 %32 = phi i64 [ 0, %30 ], [ %12, %3 ] %33 = load ptr, ptr @change_list, align 8, !tbaa !18 %34 = getelementptr inbounds %struct.kevent, ptr %33, i64 %32 %35 = load i32, ptr %6, align 4, !tbaa !15 %36 = getelementptr inbounds i8, ptr %34, i64 32 store i32 %35, ptr %36, align 8, !tbaa !19 %37 = trunc i64 %1 to i16 store i16 %37, ptr %34, align 8, !tbaa !22 %38 = sext i32 %2 to i64 %39 = getelementptr inbounds i8, ptr %34, i64 24 store i64 %38, ptr %39, align 8, !tbaa !23 %40 = ptrtoint ptr %0 to i64 %41 = load i64, ptr %0, align 8, !tbaa !24 %42 = or i64 %41, %40 %43 = call i32 @NGX_KQUEUE_UDATA_T(i64 noundef %42) #4 %44 = getelementptr inbounds i8, ptr %34, i64 16 store i32 %43, ptr %44, align 8, !tbaa !25 %45 = load i64, ptr @EVFILT_VNODE, align 8, !tbaa !17 %46 = icmp eq i64 %45, %1 br i1 %46, label %47, label %57 47: ; preds = %31 %48 = load i32, ptr @NOTE_DELETE, align 4, !tbaa !13 %49 = load i32, ptr @NOTE_WRITE, align 4, !tbaa !13 %50 = or i32 %49, %48 %51 = load i32, ptr @NOTE_EXTEND, align 4, !tbaa !13 %52 = or i32 %50, %51 %53 = load i32, ptr @NOTE_ATTRIB, align 4, !tbaa !13 %54 = or i32 %52, %53 %55 = load i32, ptr @NOTE_RENAME, align 4, !tbaa !13 %56 = or i32 %54, %55 br label %57 57: ; preds = %31, %47 %58 = phi i32 [ %56, %47 ], [ 0, %31 ] %59 = getelementptr inbounds i8, ptr %34, i64 4 store i32 %58, ptr %59, align 4 %60 = getelementptr inbounds i8, ptr %34, i64 8 store i64 0, ptr %60, align 8 %61 = load i64, ptr @nchanges, align 8, !tbaa !17 %62 = getelementptr inbounds i8, ptr %0, i64 8 store i64 %61, ptr %62, align 8, !tbaa !26 %63 = add i64 %61, 1 store i64 %63, ptr @nchanges, align 8, !tbaa !17 %64 = load i32, ptr @NGX_FLUSH_EVENT, align 4, !tbaa !13 %65 = and i32 %64, %2 %66 = icmp eq i32 %65, 0 br i1 %66, label %83, label %67 67: ; preds = %57 call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %4, i8 0, i64 16, i1 false) %68 = load i32, ptr @NGX_LOG_DEBUG_EVENT, align 4, !tbaa !13 %69 = load i32, ptr %8, align 8, !tbaa !14 %70 = call i32 @ngx_log_debug0(i32 noundef %68, i32 noundef %69, i32 noundef 0, ptr noundef nonnull @.str.3) #4 %71 = load i32, ptr @ngx_kqueue, align 4, !tbaa !13 %72 = load ptr, ptr @change_list, align 8, !tbaa !18 %73 = load i64, ptr @nchanges, align 8, !tbaa !17 %74 = trunc i64 %73 to i32 %75 = call i32 @kevent(i32 noundef %71, ptr noundef %72, i32 noundef %74, ptr noundef null, i32 noundef 0, ptr noundef nonnull %4) #4 %76 = icmp eq i32 %75, -1 br i1 %76, label %77, label %82 77: ; preds = %67 %78 = load i32, ptr @NGX_LOG_ALERT, align 4, !tbaa !13 %79 = load i32, ptr %8, align 8, !tbaa !14 %80 = load i32, ptr @ngx_errno, align 4, !tbaa !13 %81 = call i32 @ngx_log_error(i32 noundef %78, i32 noundef %79, i32 noundef %80, ptr noundef nonnull @.str.2) #4 br label %83 82: ; preds = %67 store i64 0, ptr @nchanges, align 8, !tbaa !17 br label %83 83: ; preds = %57, %82, %77, %25 %84 = phi ptr [ @NGX_ERROR, %25 ], [ @NGX_ERROR, %77 ], [ @NGX_OK, %82 ], [ @NGX_OK, %57 ] %85 = load i64, ptr %84, align 8, !tbaa !17 call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %4) #4 ret i64 %85 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @ngx_log_debug3(i32 noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef, i64 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @ngx_log_error(i32 noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @kevent(i32 noundef, ptr noundef, i32 noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @NGX_KQUEUE_UDATA_T(i64 noundef) local_unnamed_addr #2 declare i32 @ngx_log_debug0(i32 noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 ; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write) declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #3 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nocallback nofree nounwind willreturn memory(argmem: write) } attributes #4 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !12, i64 32} !7 = !{!"TYPE_4__", !8, i64 0, !8, i64 8, !11, i64 16, !8, i64 24, !12, i64 32} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"int", !9, i64 0} !12 = !{!"any pointer", !9, i64 0} !13 = !{!11, !11, i64 0} !14 = !{!7, !11, i64 16} !15 = !{!16, !11, i64 0} !16 = !{!"TYPE_5__", !11, i64 0} !17 = !{!8, !8, i64 0} !18 = !{!12, !12, i64 0} !19 = !{!20, !11, i64 32} !20 = !{!"kevent", !21, i64 0, !11, i64 4, !8, i64 8, !11, i64 16, !8, i64 24, !11, i64 32} !21 = !{!"short", !9, i64 0} !22 = !{!20, !21, i64 0} !23 = !{!20, !8, i64 24} !24 = !{!7, !8, i64 0} !25 = !{!20, !11, i64 16} !26 = !{!7, !8, i64 8}
nginx_src_event_modules_extr_ngx_kqueue_module.c_ngx_kqueue_set_event
; ModuleID = 'AnghaBench/goaccess/src/extr_output.c_print_def_overall_excluded.c' source_filename = "AnghaBench/goaccess/src/extr_output.c_print_def_overall_excluded.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @.str = private unnamed_addr constant [8 x i8] c"numeric\00", align 1 @T_EXCLUDE_IP = dso_local local_unnamed_addr global i32 0, align 4 @OVERALL_EXCL_HITS = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @print_def_overall_excluded], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @print_def_overall_excluded(ptr noundef %0, i32 noundef %1) #0 { %3 = load i32, ptr @T_EXCLUDE_IP, align 4, !tbaa !5 %4 = load i32, ptr @OVERALL_EXCL_HITS, align 4, !tbaa !5 %5 = tail call i32 @fpopen_obj_attr(ptr noundef %0, i32 noundef %4, i32 noundef %1) #2 %6 = tail call i32 @print_def_metric(ptr noundef %0, ptr nonnull @.str, i32 %3, i32 noundef %1) #2 %7 = tail call i32 @fpclose_obj(ptr noundef %0, i32 noundef %1, i32 noundef 0) #2 ret void } declare i32 @fpopen_obj_attr(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @print_def_metric(ptr noundef, ptr, i32, i32 noundef) local_unnamed_addr #1 declare i32 @fpclose_obj(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/goaccess/src/extr_output.c_print_def_overall_excluded.c' source_filename = "AnghaBench/goaccess/src/extr_output.c_print_def_overall_excluded.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @.str = private unnamed_addr constant [8 x i8] c"numeric\00", align 1 @T_EXCLUDE_IP = common local_unnamed_addr global i32 0, align 4 @OVERALL_EXCL_HITS = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @print_def_overall_excluded], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @print_def_overall_excluded(ptr noundef %0, i32 noundef %1) #0 { %3 = load i32, ptr @T_EXCLUDE_IP, align 4, !tbaa !6 %4 = zext i32 %3 to i64 %5 = load i32, ptr @OVERALL_EXCL_HITS, align 4, !tbaa !6 %6 = tail call i32 @fpopen_obj_attr(ptr noundef %0, i32 noundef %5, i32 noundef %1) #2 %7 = insertvalue [2 x i64] [i64 ptrtoint (ptr @.str to i64), i64 poison], i64 %4, 1 %8 = tail call i32 @print_def_metric(ptr noundef %0, [2 x i64] %7, i32 noundef %1) #2 %9 = tail call i32 @fpclose_obj(ptr noundef %0, i32 noundef %1, i32 noundef 0) #2 ret void } declare i32 @fpopen_obj_attr(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @print_def_metric(ptr noundef, [2 x i64], i32 noundef) local_unnamed_addr #1 declare i32 @fpclose_obj(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
goaccess_src_extr_output.c_print_def_overall_excluded
; ModuleID = 'AnghaBench/linux/drivers/net/ethernet/extr_jme.c_jme_get_coalesce.c' source_filename = "AnghaBench/linux/drivers/net/ethernet/extr_jme.c_jme_get_coalesce.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.ethtool_coalesce = type { i32, i64, i64, i32, i32 } %struct.jme_adapter = type { %struct.TYPE_2__, i32 } %struct.TYPE_2__ = type { i32 } @PCC_TX_TO = dso_local local_unnamed_addr global i32 0, align 4 @PCC_TX_CNT = dso_local local_unnamed_addr global i32 0, align 4 @JME_FLAG_POLL = dso_local local_unnamed_addr global i32 0, align 4 @PCC_P1_TO = dso_local local_unnamed_addr global i64 0, align 8 @PCC_P1_CNT = dso_local local_unnamed_addr global i64 0, align 8 @PCC_P2_TO = dso_local local_unnamed_addr global i64 0, align 8 @PCC_P2_CNT = dso_local local_unnamed_addr global i64 0, align 8 @PCC_P3_TO = dso_local local_unnamed_addr global i64 0, align 8 @PCC_P3_CNT = dso_local local_unnamed_addr global i64 0, align 8 @llvm.compiler.used = appending global [1 x ptr] [ptr @jme_get_coalesce], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal noundef i32 @jme_get_coalesce(ptr noundef %0, ptr nocapture noundef writeonly %1) #0 { %3 = tail call ptr @netdev_priv(ptr noundef %0) #3 %4 = load i32, ptr @PCC_TX_TO, align 4, !tbaa !5 %5 = getelementptr inbounds %struct.ethtool_coalesce, ptr %1, i64 0, i32 4 store i32 %4, ptr %5, align 4, !tbaa !9 %6 = load i32, ptr @PCC_TX_CNT, align 4, !tbaa !5 %7 = getelementptr inbounds %struct.ethtool_coalesce, ptr %1, i64 0, i32 3 store i32 %6, ptr %7, align 8, !tbaa !12 %8 = load i32, ptr @JME_FLAG_POLL, align 4, !tbaa !5 %9 = getelementptr inbounds %struct.jme_adapter, ptr %3, i64 0, i32 1 %10 = tail call i64 @test_bit(i32 noundef %8, ptr noundef nonnull %9) #3 %11 = icmp eq i64 %10, 0 br i1 %11, label %14, label %12 12: ; preds = %2 store i32 0, ptr %1, align 8, !tbaa !13 %13 = getelementptr inbounds %struct.ethtool_coalesce, ptr %1, i64 0, i32 1 tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %13, i8 0, i64 16, i1 false) br label %31 14: ; preds = %2 store i32 1, ptr %1, align 8, !tbaa !13 %15 = load i32, ptr %3, align 4, !tbaa !14 switch i32 %15, label %31 [ i32 130, label %16 i32 129, label %21 i32 128, label %26 ] 16: ; preds = %14 %17 = load i64, ptr @PCC_P1_TO, align 8, !tbaa !17 %18 = getelementptr inbounds %struct.ethtool_coalesce, ptr %1, i64 0, i32 2 store i64 %17, ptr %18, align 8, !tbaa !18 %19 = load i64, ptr @PCC_P1_CNT, align 8, !tbaa !17 %20 = getelementptr inbounds %struct.ethtool_coalesce, ptr %1, i64 0, i32 1 store i64 %19, ptr %20, align 8, !tbaa !19 br label %31 21: ; preds = %14 %22 = load i64, ptr @PCC_P2_TO, align 8, !tbaa !17 %23 = getelementptr inbounds %struct.ethtool_coalesce, ptr %1, i64 0, i32 2 store i64 %22, ptr %23, align 8, !tbaa !18 %24 = load i64, ptr @PCC_P2_CNT, align 8, !tbaa !17 %25 = getelementptr inbounds %struct.ethtool_coalesce, ptr %1, i64 0, i32 1 store i64 %24, ptr %25, align 8, !tbaa !19 br label %31 26: ; preds = %14 %27 = load i64, ptr @PCC_P3_TO, align 8, !tbaa !17 %28 = getelementptr inbounds %struct.ethtool_coalesce, ptr %1, i64 0, i32 2 store i64 %27, ptr %28, align 8, !tbaa !18 %29 = load i64, ptr @PCC_P3_CNT, align 8, !tbaa !17 %30 = getelementptr inbounds %struct.ethtool_coalesce, ptr %1, i64 0, i32 1 store i64 %29, ptr %30, align 8, !tbaa !19 br label %31 31: ; preds = %16, %21, %26, %14, %12 ret i32 0 } declare ptr @netdev_priv(ptr noundef) local_unnamed_addr #1 declare i64 @test_bit(i32 noundef, ptr noundef) local_unnamed_addr #1 ; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write) declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #2 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nocallback nofree nounwind willreturn memory(argmem: write) } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !6, i64 28} !10 = !{!"ethtool_coalesce", !6, i64 0, !11, i64 8, !11, i64 16, !6, i64 24, !6, i64 28} !11 = !{!"long", !7, i64 0} !12 = !{!10, !6, i64 24} !13 = !{!10, !6, i64 0} !14 = !{!15, !6, i64 0} !15 = !{!"jme_adapter", !16, i64 0, !6, i64 4} !16 = !{!"TYPE_2__", !6, i64 0} !17 = !{!11, !11, i64 0} !18 = !{!10, !11, i64 16} !19 = !{!10, !11, i64 8}
; ModuleID = 'AnghaBench/linux/drivers/net/ethernet/extr_jme.c_jme_get_coalesce.c' source_filename = "AnghaBench/linux/drivers/net/ethernet/extr_jme.c_jme_get_coalesce.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @PCC_TX_TO = common local_unnamed_addr global i32 0, align 4 @PCC_TX_CNT = common local_unnamed_addr global i32 0, align 4 @JME_FLAG_POLL = common local_unnamed_addr global i32 0, align 4 @PCC_P1_TO = common local_unnamed_addr global i64 0, align 8 @PCC_P1_CNT = common local_unnamed_addr global i64 0, align 8 @PCC_P2_TO = common local_unnamed_addr global i64 0, align 8 @PCC_P2_CNT = common local_unnamed_addr global i64 0, align 8 @PCC_P3_TO = common local_unnamed_addr global i64 0, align 8 @PCC_P3_CNT = common local_unnamed_addr global i64 0, align 8 @llvm.used = appending global [1 x ptr] [ptr @jme_get_coalesce], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal noundef i32 @jme_get_coalesce(ptr noundef %0, ptr nocapture noundef writeonly %1) #0 { %3 = tail call ptr @netdev_priv(ptr noundef %0) #3 %4 = load i32, ptr @PCC_TX_TO, align 4, !tbaa !6 %5 = getelementptr inbounds i8, ptr %1, i64 28 store i32 %4, ptr %5, align 4, !tbaa !10 %6 = load i32, ptr @PCC_TX_CNT, align 4, !tbaa !6 %7 = getelementptr inbounds i8, ptr %1, i64 24 store i32 %6, ptr %7, align 8, !tbaa !13 %8 = load i32, ptr @JME_FLAG_POLL, align 4, !tbaa !6 %9 = getelementptr inbounds i8, ptr %3, i64 4 %10 = tail call i64 @test_bit(i32 noundef %8, ptr noundef nonnull %9) #3 %11 = icmp eq i64 %10, 0 br i1 %11, label %14, label %12 12: ; preds = %2 store i32 0, ptr %1, align 8, !tbaa !14 %13 = getelementptr inbounds i8, ptr %1, i64 8 tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %13, i8 0, i64 16, i1 false) br label %31 14: ; preds = %2 store i32 1, ptr %1, align 8, !tbaa !14 %15 = load i32, ptr %3, align 4, !tbaa !15 switch i32 %15, label %31 [ i32 130, label %16 i32 129, label %21 i32 128, label %26 ] 16: ; preds = %14 %17 = load i64, ptr @PCC_P1_TO, align 8, !tbaa !18 %18 = getelementptr inbounds i8, ptr %1, i64 16 store i64 %17, ptr %18, align 8, !tbaa !19 %19 = load i64, ptr @PCC_P1_CNT, align 8, !tbaa !18 %20 = getelementptr inbounds i8, ptr %1, i64 8 store i64 %19, ptr %20, align 8, !tbaa !20 br label %31 21: ; preds = %14 %22 = load i64, ptr @PCC_P2_TO, align 8, !tbaa !18 %23 = getelementptr inbounds i8, ptr %1, i64 16 store i64 %22, ptr %23, align 8, !tbaa !19 %24 = load i64, ptr @PCC_P2_CNT, align 8, !tbaa !18 %25 = getelementptr inbounds i8, ptr %1, i64 8 store i64 %24, ptr %25, align 8, !tbaa !20 br label %31 26: ; preds = %14 %27 = load i64, ptr @PCC_P3_TO, align 8, !tbaa !18 %28 = getelementptr inbounds i8, ptr %1, i64 16 store i64 %27, ptr %28, align 8, !tbaa !19 %29 = load i64, ptr @PCC_P3_CNT, align 8, !tbaa !18 %30 = getelementptr inbounds i8, ptr %1, i64 8 store i64 %29, ptr %30, align 8, !tbaa !20 br label %31 31: ; preds = %16, %21, %26, %14, %12 ret i32 0 } declare ptr @netdev_priv(ptr noundef) local_unnamed_addr #1 declare i64 @test_bit(i32 noundef, ptr noundef) local_unnamed_addr #1 ; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write) declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #2 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nocallback nofree nounwind willreturn memory(argmem: write) } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !7, i64 28} !11 = !{!"ethtool_coalesce", !7, i64 0, !12, i64 8, !12, i64 16, !7, i64 24, !7, i64 28} !12 = !{!"long", !8, i64 0} !13 = !{!11, !7, i64 24} !14 = !{!11, !7, i64 0} !15 = !{!16, !7, i64 0} !16 = !{!"jme_adapter", !17, i64 0, !7, i64 4} !17 = !{!"TYPE_2__", !7, i64 0} !18 = !{!12, !12, i64 0} !19 = !{!11, !12, i64 16} !20 = !{!11, !12, i64 8}
linux_drivers_net_ethernet_extr_jme.c_jme_get_coalesce
; ModuleID = 'AnghaBench/TDengine/src/system/detail/src/extr_vnodeQueryImpl.c_forwardIntervalQueryRange.c' source_filename = "AnghaBench/TDengine/src/system/detail/src/extr_vnodeQueryImpl.c_forwardIntervalQueryRange.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_12__ = type { i32, ptr } %struct.TYPE_13__ = type { i64, i32, i64, i64, i32, %struct.TYPE_11__ } %struct.TYPE_11__ = type { i32 } %struct.TYPE_14__ = type { i64, i32 } @QUERY_COMPLETED = dso_local local_unnamed_addr global i32 0, align 4 @QUERY_NO_DATA_TO_CHECK = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local void @forwardIntervalQueryRange(ptr nocapture noundef readonly %0, ptr noundef %1) local_unnamed_addr #0 { %3 = getelementptr inbounds %struct.TYPE_12__, ptr %1, i64 0, i32 1 %4 = load ptr, ptr %3, align 8, !tbaa !5 %5 = getelementptr inbounds %struct.TYPE_13__, ptr %4, i64 0, i32 5 %6 = load i32, ptr %5, align 4, !tbaa !11 %7 = tail call i32 @GET_FORWARD_DIRECTION_FACTOR(i32 noundef %6) #2 %8 = getelementptr inbounds %struct.TYPE_13__, ptr %4, i64 0, i32 1 %9 = load i32, ptr %8, align 8, !tbaa !15 %10 = mul nsw i32 %9, %7 %11 = sext i32 %10 to i64 %12 = load i64, ptr %4, align 8, !tbaa !16 %13 = add nsw i64 %12, %11 store i64 %13, ptr %4, align 8, !tbaa !16 %14 = add nsw i32 %9, -1 %15 = mul nsw i32 %14, %7 %16 = sext i32 %15 to i64 %17 = sub nsw i64 %13, %16 %18 = getelementptr inbounds %struct.TYPE_13__, ptr %4, i64 0, i32 2 store i64 %17, ptr %18, align 8, !tbaa !17 %19 = tail call i64 @QUERY_IS_ASC_QUERY(ptr noundef nonnull %4) #2 %20 = icmp eq i64 %19, 0 %21 = load i64, ptr %18, align 8, !tbaa !17 %22 = load i64, ptr %0, align 8, !tbaa !18 br i1 %20, label %31, label %23 23: ; preds = %2 %24 = icmp sgt i64 %21, %22 br i1 %24, label %25, label %28 25: ; preds = %23 %26 = load i32, ptr @QUERY_COMPLETED, align 4, !tbaa !20 %27 = tail call i32 @setQueryStatus(ptr noundef nonnull %4, i32 noundef %26) #2 br label %84 28: ; preds = %23 %29 = load i64, ptr %4, align 8, !tbaa !16 %30 = icmp sgt i64 %29, %22 br i1 %30, label %39, label %40 31: ; preds = %2 %32 = icmp slt i64 %21, %22 br i1 %32, label %33, label %36 33: ; preds = %31 %34 = load i32, ptr @QUERY_COMPLETED, align 4, !tbaa !20 %35 = tail call i32 @setQueryStatus(ptr noundef nonnull %4, i32 noundef %34) #2 br label %84 36: ; preds = %31 %37 = load i64, ptr %4, align 8, !tbaa !16 %38 = icmp slt i64 %37, %22 br i1 %38, label %39, label %40 39: ; preds = %36, %28 store i64 %22, ptr %4, align 8, !tbaa !16 br label %40 40: ; preds = %39, %36, %28 %41 = getelementptr inbounds %struct.TYPE_13__, ptr %4, i64 0, i32 3 store i64 %21, ptr %41, align 8, !tbaa !21 %42 = tail call i64 @loadRequiredBlockIntoMem(ptr noundef nonnull %1, ptr noundef nonnull %1) #2 %43 = load i64, ptr %0, align 8, !tbaa !18 %44 = icmp sgt i64 %42, %43 br i1 %44, label %45, label %50 45: ; preds = %40 %46 = tail call i64 @QUERY_IS_ASC_QUERY(ptr noundef nonnull %4) #2 %47 = icmp eq i64 %46, 0 br i1 %47, label %48, label %62 48: ; preds = %45 %49 = load i64, ptr %0, align 8, !tbaa !18 br label %50 50: ; preds = %48, %40 %51 = phi i64 [ %49, %48 ], [ %43, %40 ] %52 = icmp slt i64 %42, %51 br i1 %52, label %53, label %56 53: ; preds = %50 %54 = tail call i64 @QUERY_IS_ASC_QUERY(ptr noundef nonnull %4) #2 %55 = icmp eq i64 %54, 0 br i1 %55, label %62, label %56 56: ; preds = %53, %50 %57 = getelementptr inbounds %struct.TYPE_13__, ptr %4, i64 0, i32 4 %58 = load i32, ptr %57, align 8, !tbaa !22 %59 = load i32, ptr @QUERY_NO_DATA_TO_CHECK, align 4, !tbaa !20 %60 = tail call i64 @Q_STATUS_EQUAL(i32 noundef %58, i32 noundef %59) #2 %61 = icmp eq i64 %60, 0 br i1 %61, label %65, label %62 62: ; preds = %56, %53, %45 %63 = load i32, ptr @QUERY_COMPLETED, align 4, !tbaa !20 %64 = tail call i32 @setQueryStatus(ptr noundef nonnull %4, i32 noundef %63) #2 br label %84 65: ; preds = %56 %66 = load i64, ptr %4, align 8, !tbaa !16 %67 = icmp sgt i64 %42, %66 br i1 %67, label %68, label %73 68: ; preds = %65 %69 = tail call i64 @QUERY_IS_ASC_QUERY(ptr noundef nonnull %4) #2 %70 = icmp eq i64 %69, 0 br i1 %70, label %71, label %79 71: ; preds = %68 %72 = load i64, ptr %4, align 8, !tbaa !16 br label %73 73: ; preds = %71, %65 %74 = phi i64 [ %72, %71 ], [ %66, %65 ] %75 = icmp slt i64 %42, %74 br i1 %75, label %76, label %84 76: ; preds = %73 %77 = tail call i64 @QUERY_IS_ASC_QUERY(ptr noundef nonnull %4) #2 %78 = icmp eq i64 %77, 0 br i1 %78, label %79, label %84 79: ; preds = %76, %68 %80 = getelementptr inbounds %struct.TYPE_14__, ptr %0, i64 0, i32 1 %81 = load i32, ptr %80, align 8, !tbaa !23 %82 = load i64, ptr %0, align 8, !tbaa !18 %83 = tail call i32 @getAlignedIntervalQueryRange(ptr noundef nonnull %4, i64 noundef %42, i32 noundef %81, i64 noundef %82) #2 br label %84 84: ; preds = %62, %79, %76, %73, %33, %25 ret void } declare i32 @GET_FORWARD_DIRECTION_FACTOR(i32 noundef) local_unnamed_addr #1 declare i64 @QUERY_IS_ASC_QUERY(ptr noundef) local_unnamed_addr #1 declare i32 @setQueryStatus(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i64 @loadRequiredBlockIntoMem(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i64 @Q_STATUS_EQUAL(i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @getAlignedIntervalQueryRange(ptr noundef, i64 noundef, i32 noundef, i64 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !10, i64 8} !6 = !{!"TYPE_12__", !7, i64 0, !10, i64 8} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!12, !7, i64 36} !12 = !{!"TYPE_13__", !13, i64 0, !7, i64 8, !13, i64 16, !13, i64 24, !7, i64 32, !14, i64 36} !13 = !{!"long", !8, i64 0} !14 = !{!"TYPE_11__", !7, i64 0} !15 = !{!12, !7, i64 8} !16 = !{!12, !13, i64 0} !17 = !{!12, !13, i64 16} !18 = !{!19, !13, i64 0} !19 = !{!"TYPE_14__", !13, i64 0, !7, i64 8} !20 = !{!7, !7, i64 0} !21 = !{!12, !13, i64 24} !22 = !{!12, !7, i64 32} !23 = !{!19, !7, i64 8}
; ModuleID = 'AnghaBench/TDengine/src/system/detail/src/extr_vnodeQueryImpl.c_forwardIntervalQueryRange.c' source_filename = "AnghaBench/TDengine/src/system/detail/src/extr_vnodeQueryImpl.c_forwardIntervalQueryRange.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @QUERY_COMPLETED = common local_unnamed_addr global i32 0, align 4 @QUERY_NO_DATA_TO_CHECK = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define void @forwardIntervalQueryRange(ptr nocapture noundef readonly %0, ptr noundef %1) local_unnamed_addr #0 { %3 = getelementptr inbounds i8, ptr %1, i64 8 %4 = load ptr, ptr %3, align 8, !tbaa !6 %5 = getelementptr inbounds i8, ptr %4, i64 36 %6 = load i32, ptr %5, align 4, !tbaa !12 %7 = tail call i32 @GET_FORWARD_DIRECTION_FACTOR(i32 noundef %6) #2 %8 = getelementptr inbounds i8, ptr %4, i64 8 %9 = load i32, ptr %8, align 8, !tbaa !16 %10 = mul nsw i32 %9, %7 %11 = sext i32 %10 to i64 %12 = load i64, ptr %4, align 8, !tbaa !17 %13 = add nsw i64 %12, %11 store i64 %13, ptr %4, align 8, !tbaa !17 %14 = add nsw i32 %9, -1 %15 = mul nsw i32 %14, %7 %16 = sext i32 %15 to i64 %17 = sub nsw i64 %13, %16 %18 = getelementptr inbounds i8, ptr %4, i64 16 store i64 %17, ptr %18, align 8, !tbaa !18 %19 = tail call i64 @QUERY_IS_ASC_QUERY(ptr noundef nonnull %4) #2 %20 = icmp eq i64 %19, 0 %21 = load i64, ptr %18, align 8, !tbaa !18 %22 = load i64, ptr %0, align 8, !tbaa !19 br i1 %20, label %31, label %23 23: ; preds = %2 %24 = icmp sgt i64 %21, %22 br i1 %24, label %25, label %28 25: ; preds = %23 %26 = load i32, ptr @QUERY_COMPLETED, align 4, !tbaa !21 %27 = tail call i32 @setQueryStatus(ptr noundef nonnull %4, i32 noundef %26) #2 br label %84 28: ; preds = %23 %29 = load i64, ptr %4, align 8, !tbaa !17 %30 = icmp sgt i64 %29, %22 br i1 %30, label %39, label %40 31: ; preds = %2 %32 = icmp slt i64 %21, %22 br i1 %32, label %33, label %36 33: ; preds = %31 %34 = load i32, ptr @QUERY_COMPLETED, align 4, !tbaa !21 %35 = tail call i32 @setQueryStatus(ptr noundef nonnull %4, i32 noundef %34) #2 br label %84 36: ; preds = %31 %37 = load i64, ptr %4, align 8, !tbaa !17 %38 = icmp slt i64 %37, %22 br i1 %38, label %39, label %40 39: ; preds = %36, %28 store i64 %22, ptr %4, align 8, !tbaa !17 br label %40 40: ; preds = %39, %36, %28 %41 = getelementptr inbounds i8, ptr %4, i64 24 store i64 %21, ptr %41, align 8, !tbaa !22 %42 = tail call i64 @loadRequiredBlockIntoMem(ptr noundef nonnull %1, ptr noundef nonnull %1) #2 %43 = load i64, ptr %0, align 8, !tbaa !19 %44 = icmp sgt i64 %42, %43 br i1 %44, label %45, label %50 45: ; preds = %40 %46 = tail call i64 @QUERY_IS_ASC_QUERY(ptr noundef nonnull %4) #2 %47 = icmp eq i64 %46, 0 br i1 %47, label %48, label %62 48: ; preds = %45 %49 = load i64, ptr %0, align 8, !tbaa !19 br label %50 50: ; preds = %48, %40 %51 = phi i64 [ %49, %48 ], [ %43, %40 ] %52 = icmp slt i64 %42, %51 br i1 %52, label %53, label %56 53: ; preds = %50 %54 = tail call i64 @QUERY_IS_ASC_QUERY(ptr noundef nonnull %4) #2 %55 = icmp eq i64 %54, 0 br i1 %55, label %62, label %56 56: ; preds = %53, %50 %57 = getelementptr inbounds i8, ptr %4, i64 32 %58 = load i32, ptr %57, align 8, !tbaa !23 %59 = load i32, ptr @QUERY_NO_DATA_TO_CHECK, align 4, !tbaa !21 %60 = tail call i64 @Q_STATUS_EQUAL(i32 noundef %58, i32 noundef %59) #2 %61 = icmp eq i64 %60, 0 br i1 %61, label %65, label %62 62: ; preds = %56, %53, %45 %63 = load i32, ptr @QUERY_COMPLETED, align 4, !tbaa !21 %64 = tail call i32 @setQueryStatus(ptr noundef nonnull %4, i32 noundef %63) #2 br label %84 65: ; preds = %56 %66 = load i64, ptr %4, align 8, !tbaa !17 %67 = icmp sgt i64 %42, %66 br i1 %67, label %68, label %73 68: ; preds = %65 %69 = tail call i64 @QUERY_IS_ASC_QUERY(ptr noundef nonnull %4) #2 %70 = icmp eq i64 %69, 0 br i1 %70, label %71, label %79 71: ; preds = %68 %72 = load i64, ptr %4, align 8, !tbaa !17 br label %73 73: ; preds = %71, %65 %74 = phi i64 [ %72, %71 ], [ %66, %65 ] %75 = icmp slt i64 %42, %74 br i1 %75, label %76, label %84 76: ; preds = %73 %77 = tail call i64 @QUERY_IS_ASC_QUERY(ptr noundef nonnull %4) #2 %78 = icmp eq i64 %77, 0 br i1 %78, label %79, label %84 79: ; preds = %76, %68 %80 = getelementptr inbounds i8, ptr %0, i64 8 %81 = load i32, ptr %80, align 8, !tbaa !24 %82 = load i64, ptr %0, align 8, !tbaa !19 %83 = tail call i32 @getAlignedIntervalQueryRange(ptr noundef nonnull %4, i64 noundef %42, i32 noundef %81, i64 noundef %82) #2 br label %84 84: ; preds = %62, %79, %76, %73, %33, %25 ret void } declare i32 @GET_FORWARD_DIRECTION_FACTOR(i32 noundef) local_unnamed_addr #1 declare i64 @QUERY_IS_ASC_QUERY(ptr noundef) local_unnamed_addr #1 declare i32 @setQueryStatus(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i64 @loadRequiredBlockIntoMem(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i64 @Q_STATUS_EQUAL(i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @getAlignedIntervalQueryRange(ptr noundef, i64 noundef, i32 noundef, i64 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !11, i64 8} !7 = !{!"TYPE_12__", !8, i64 0, !11, i64 8} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!13, !8, i64 36} !13 = !{!"TYPE_13__", !14, i64 0, !8, i64 8, !14, i64 16, !14, i64 24, !8, i64 32, !15, i64 36} !14 = !{!"long", !9, i64 0} !15 = !{!"TYPE_11__", !8, i64 0} !16 = !{!13, !8, i64 8} !17 = !{!13, !14, i64 0} !18 = !{!13, !14, i64 16} !19 = !{!20, !14, i64 0} !20 = !{!"TYPE_14__", !14, i64 0, !8, i64 8} !21 = !{!8, !8, i64 0} !22 = !{!13, !14, i64 24} !23 = !{!13, !8, i64 32} !24 = !{!20, !8, i64 8}
TDengine_src_system_detail_src_extr_vnodeQueryImpl.c_forwardIntervalQueryRange
; ModuleID = 'AnghaBench/reactos/dll/3rdparty/libxslt/extr_preproc.c_xsltIfComp.c' source_filename = "AnghaBench/reactos/dll/3rdparty/libxslt/extr_preproc.c_xsltIfComp.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_16__ = type { i64, ptr } %struct.TYPE_15__ = type { ptr, ptr, ptr } @XML_ELEMENT_NODE = dso_local local_unnamed_addr global i64 0, align 8 @XSLT_FUNC_IF = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [5 x i8] c"test\00", align 1 @XSLT_NAMESPACE = dso_local local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [30 x i8] c"xsl:if : test is not defined\0A\00", align 1 @.str.2 = private unnamed_addr constant [49 x i8] c"xsl:if : could not compile test expression '%s'\0A\00", align 1 @llvm.compiler.used = appending global [1 x ptr] [ptr @xsltIfComp], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @xsltIfComp(ptr noundef %0, ptr noundef %1) #0 { %3 = icmp eq ptr %0, null %4 = icmp eq ptr %1, null %5 = or i1 %3, %4 br i1 %5, label %32, label %6 6: ; preds = %2 %7 = load i64, ptr %1, align 8, !tbaa !5 %8 = load i64, ptr @XML_ELEMENT_NODE, align 8, !tbaa !11 %9 = icmp eq i64 %7, %8 br i1 %9, label %10, label %32 10: ; preds = %6 %11 = load i32, ptr @XSLT_FUNC_IF, align 4, !tbaa !12 %12 = tail call ptr @xsltNewStylePreComp(ptr noundef nonnull %0, i32 noundef %11) #2 %13 = icmp eq ptr %12, null br i1 %13, label %32, label %14 14: ; preds = %10 %15 = getelementptr inbounds %struct.TYPE_16__, ptr %1, i64 0, i32 1 store ptr %12, ptr %15, align 8, !tbaa !14 %16 = getelementptr inbounds %struct.TYPE_15__, ptr %12, i64 0, i32 2 store ptr %1, ptr %16, align 8, !tbaa !15 %17 = load i32, ptr @XSLT_NAMESPACE, align 4, !tbaa !12 %18 = tail call ptr @xsltGetCNsProp(ptr noundef nonnull %0, ptr noundef nonnull %1, ptr noundef nonnull @.str, i32 noundef %17) #2 store ptr %18, ptr %12, align 8, !tbaa !17 %19 = icmp eq ptr %18, null br i1 %19, label %20, label %22 20: ; preds = %14 %21 = tail call i32 (ptr, ptr, ptr, ptr, ...) @xsltTransformError(ptr noundef null, ptr noundef nonnull %0, ptr noundef nonnull %1, ptr noundef nonnull @.str.1) #2 br label %29 22: ; preds = %14 %23 = tail call ptr @xsltXPathCompile(ptr noundef nonnull %0, ptr noundef nonnull %18) #2 %24 = getelementptr inbounds %struct.TYPE_15__, ptr %12, i64 0, i32 1 store ptr %23, ptr %24, align 8, !tbaa !18 %25 = icmp eq ptr %23, null br i1 %25, label %26, label %32 26: ; preds = %22 %27 = load ptr, ptr %12, align 8, !tbaa !17 %28 = tail call i32 (ptr, ptr, ptr, ptr, ...) @xsltTransformError(ptr noundef null, ptr noundef nonnull %0, ptr noundef nonnull %1, ptr noundef nonnull @.str.2, ptr noundef %27) #2 br label %29 29: ; preds = %20, %26 %30 = load i32, ptr %0, align 4, !tbaa !19 %31 = add nsw i32 %30, 1 store i32 %31, ptr %0, align 4, !tbaa !19 br label %32 32: ; preds = %29, %22, %10, %2, %6 ret void } declare ptr @xsltNewStylePreComp(ptr noundef, i32 noundef) local_unnamed_addr #1 declare ptr @xsltGetCNsProp(ptr noundef, ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @xsltTransformError(ptr noundef, ptr noundef, ptr noundef, ptr noundef, ...) local_unnamed_addr #1 declare ptr @xsltXPathCompile(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_16__", !7, i64 0, !10, i64 8} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!7, !7, i64 0} !12 = !{!13, !13, i64 0} !13 = !{!"int", !8, i64 0} !14 = !{!6, !10, i64 8} !15 = !{!16, !10, i64 16} !16 = !{!"TYPE_15__", !10, i64 0, !10, i64 8, !10, i64 16} !17 = !{!16, !10, i64 0} !18 = !{!16, !10, i64 8} !19 = !{!20, !13, i64 0} !20 = !{!"TYPE_14__", !13, i64 0}
; ModuleID = 'AnghaBench/reactos/dll/3rdparty/libxslt/extr_preproc.c_xsltIfComp.c' source_filename = "AnghaBench/reactos/dll/3rdparty/libxslt/extr_preproc.c_xsltIfComp.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @XML_ELEMENT_NODE = common local_unnamed_addr global i64 0, align 8 @XSLT_FUNC_IF = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [5 x i8] c"test\00", align 1 @XSLT_NAMESPACE = common local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [30 x i8] c"xsl:if : test is not defined\0A\00", align 1 @.str.2 = private unnamed_addr constant [49 x i8] c"xsl:if : could not compile test expression '%s'\0A\00", align 1 @llvm.used = appending global [1 x ptr] [ptr @xsltIfComp], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @xsltIfComp(ptr noundef %0, ptr noundef %1) #0 { %3 = icmp eq ptr %0, null %4 = icmp eq ptr %1, null %5 = or i1 %3, %4 br i1 %5, label %32, label %6 6: ; preds = %2 %7 = load i64, ptr %1, align 8, !tbaa !6 %8 = load i64, ptr @XML_ELEMENT_NODE, align 8, !tbaa !12 %9 = icmp eq i64 %7, %8 br i1 %9, label %10, label %32 10: ; preds = %6 %11 = load i32, ptr @XSLT_FUNC_IF, align 4, !tbaa !13 %12 = tail call ptr @xsltNewStylePreComp(ptr noundef nonnull %0, i32 noundef %11) #2 %13 = icmp eq ptr %12, null br i1 %13, label %32, label %14 14: ; preds = %10 %15 = getelementptr inbounds i8, ptr %1, i64 8 store ptr %12, ptr %15, align 8, !tbaa !15 %16 = getelementptr inbounds i8, ptr %12, i64 16 store ptr %1, ptr %16, align 8, !tbaa !16 %17 = load i32, ptr @XSLT_NAMESPACE, align 4, !tbaa !13 %18 = tail call ptr @xsltGetCNsProp(ptr noundef nonnull %0, ptr noundef nonnull %1, ptr noundef nonnull @.str, i32 noundef %17) #2 store ptr %18, ptr %12, align 8, !tbaa !18 %19 = icmp eq ptr %18, null br i1 %19, label %20, label %22 20: ; preds = %14 %21 = tail call i32 (ptr, ptr, ptr, ptr, ...) @xsltTransformError(ptr noundef null, ptr noundef nonnull %0, ptr noundef nonnull %1, ptr noundef nonnull @.str.1) #2 br label %29 22: ; preds = %14 %23 = tail call ptr @xsltXPathCompile(ptr noundef nonnull %0, ptr noundef nonnull %18) #2 %24 = getelementptr inbounds i8, ptr %12, i64 8 store ptr %23, ptr %24, align 8, !tbaa !19 %25 = icmp eq ptr %23, null br i1 %25, label %26, label %32 26: ; preds = %22 %27 = load ptr, ptr %12, align 8, !tbaa !18 %28 = tail call i32 (ptr, ptr, ptr, ptr, ...) @xsltTransformError(ptr noundef null, ptr noundef nonnull %0, ptr noundef nonnull %1, ptr noundef nonnull @.str.2, ptr noundef %27) #2 br label %29 29: ; preds = %20, %26 %30 = load i32, ptr %0, align 4, !tbaa !20 %31 = add nsw i32 %30, 1 store i32 %31, ptr %0, align 4, !tbaa !20 br label %32 32: ; preds = %29, %22, %10, %2, %6 ret void } declare ptr @xsltNewStylePreComp(ptr noundef, i32 noundef) local_unnamed_addr #1 declare ptr @xsltGetCNsProp(ptr noundef, ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @xsltTransformError(ptr noundef, ptr noundef, ptr noundef, ptr noundef, ...) local_unnamed_addr #1 declare ptr @xsltXPathCompile(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_16__", !8, i64 0, !11, i64 8} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!8, !8, i64 0} !13 = !{!14, !14, i64 0} !14 = !{!"int", !9, i64 0} !15 = !{!7, !11, i64 8} !16 = !{!17, !11, i64 16} !17 = !{!"TYPE_15__", !11, i64 0, !11, i64 8, !11, i64 16} !18 = !{!17, !11, i64 0} !19 = !{!17, !11, i64 8} !20 = !{!21, !14, i64 0} !21 = !{!"TYPE_14__", !14, i64 0}
reactos_dll_3rdparty_libxslt_extr_preproc.c_xsltIfComp
; ModuleID = 'AnghaBench/freebsd/sys/contrib/xz-embedded/userspace/extr_..linuxlibxzxz_lzma2.h_lzma_state_match.c' source_filename = "AnghaBench/freebsd/sys/contrib/xz-embedded/userspace/extr_..linuxlibxzxz_lzma2.h_lzma_state_match.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @LIT_STATES = dso_local local_unnamed_addr global i32 0, align 4 @STATE_LIT_MATCH = dso_local local_unnamed_addr global i32 0, align 4 @STATE_NONLIT_MATCH = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @lzma_state_match], section "llvm.metadata" ; Function Attrs: inlinehint mustprogress nofree norecurse nosync nounwind willreturn memory(read, argmem: readwrite, inaccessiblemem: none) uwtable define internal void @lzma_state_match(ptr nocapture noundef %0) #0 { %2 = load i32, ptr %0, align 4, !tbaa !5 %3 = load i32, ptr @LIT_STATES, align 4, !tbaa !5 %4 = icmp ult i32 %2, %3 %5 = load i32, ptr @STATE_LIT_MATCH, align 4 %6 = load i32, ptr @STATE_NONLIT_MATCH, align 4 %7 = select i1 %4, i32 %5, i32 %6 store i32 %7, ptr %0, align 4, !tbaa !5 ret void } attributes #0 = { inlinehint mustprogress nofree norecurse nosync nounwind willreturn memory(read, argmem: readwrite, inaccessiblemem: none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/freebsd/sys/contrib/xz-embedded/userspace/extr_..linuxlibxzxz_lzma2.h_lzma_state_match.c' source_filename = "AnghaBench/freebsd/sys/contrib/xz-embedded/userspace/extr_..linuxlibxzxz_lzma2.h_lzma_state_match.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @LIT_STATES = common local_unnamed_addr global i32 0, align 4 @STATE_LIT_MATCH = common local_unnamed_addr global i32 0, align 4 @STATE_NONLIT_MATCH = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @lzma_state_match], section "llvm.metadata" ; Function Attrs: inlinehint mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, argmem: readwrite, inaccessiblemem: none) uwtable(sync) define internal void @lzma_state_match(ptr nocapture noundef %0) #0 { %2 = load i32, ptr %0, align 4, !tbaa !6 %3 = load i32, ptr @LIT_STATES, align 4, !tbaa !6 %4 = icmp ult i32 %2, %3 %5 = load i32, ptr @STATE_LIT_MATCH, align 4 %6 = load i32, ptr @STATE_NONLIT_MATCH, align 4 %7 = select i1 %4, i32 %5, i32 %6 store i32 %7, ptr %0, align 4, !tbaa !6 ret void } attributes #0 = { inlinehint mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, argmem: readwrite, inaccessiblemem: none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
freebsd_sys_contrib_xz-embedded_userspace_extr_..linuxlibxzxz_lzma2.h_lzma_state_match
; ModuleID = 'AnghaBench/freebsd/sys/kern/extr_kern_descrip.c_badfo_kqfilter.c' source_filename = "AnghaBench/freebsd/sys/kern/extr_kern_descrip.c_badfo_kqfilter.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @EBADF = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @badfo_kqfilter], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(read, argmem: none, inaccessiblemem: none) uwtable define internal i32 @badfo_kqfilter(ptr nocapture readnone %0, ptr nocapture readnone %1) #0 { %3 = load i32, ptr @EBADF, align 4, !tbaa !5 ret i32 %3 } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(read, argmem: none, inaccessiblemem: none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/freebsd/sys/kern/extr_kern_descrip.c_badfo_kqfilter.c' source_filename = "AnghaBench/freebsd/sys/kern/extr_kern_descrip.c_badfo_kqfilter.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @EBADF = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @badfo_kqfilter], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, argmem: none, inaccessiblemem: none) uwtable(sync) define internal i32 @badfo_kqfilter(ptr nocapture readnone %0, ptr nocapture readnone %1) #0 { %3 = load i32, ptr @EBADF, align 4, !tbaa !6 ret i32 %3 } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, argmem: none, inaccessiblemem: none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
freebsd_sys_kern_extr_kern_descrip.c_badfo_kqfilter
; ModuleID = 'AnghaBench/freebsd/contrib/subversion/subversion/libsvn_subr/extr_utf.c_membuf_insert_ucs4.c' source_filename = "AnghaBench/freebsd/contrib/subversion/subversion/libsvn_subr/extr_utf.c_membuf_insert_ucs4.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @membuf_insert_ucs4], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @membuf_insert_ucs4(ptr noundef %0, i32 noundef %1, i32 noundef %2) #0 { %4 = shl i32 %1, 2 %5 = add i32 %4, 4 %6 = tail call i32 @svn_membuf__resize(ptr noundef %0, i32 noundef %5) #2 %7 = load i64, ptr %0, align 8, !tbaa !5 %8 = inttoptr i64 %7 to ptr %9 = sext i32 %1 to i64 %10 = getelementptr inbounds i32, ptr %8, i64 %9 store i32 %2, ptr %10, align 4, !tbaa !10 ret void } declare i32 @svn_membuf__resize(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_4__", !7, i64 0} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !11, i64 0} !11 = !{!"int", !8, i64 0}
; ModuleID = 'AnghaBench/freebsd/contrib/subversion/subversion/libsvn_subr/extr_utf.c_membuf_insert_ucs4.c' source_filename = "AnghaBench/freebsd/contrib/subversion/subversion/libsvn_subr/extr_utf.c_membuf_insert_ucs4.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @membuf_insert_ucs4], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @membuf_insert_ucs4(ptr noundef %0, i32 noundef %1, i32 noundef %2) #0 { %4 = shl i32 %1, 2 %5 = add i32 %4, 4 %6 = tail call i32 @svn_membuf__resize(ptr noundef %0, i32 noundef %5) #2 %7 = load i64, ptr %0, align 8, !tbaa !6 %8 = inttoptr i64 %7 to ptr %9 = sext i32 %1 to i64 %10 = getelementptr inbounds i32, ptr %8, i64 %9 store i32 %2, ptr %10, align 4, !tbaa !11 ret void } declare i32 @svn_membuf__resize(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_4__", !8, i64 0} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !12, i64 0} !12 = !{!"int", !9, i64 0}
freebsd_contrib_subversion_subversion_libsvn_subr_extr_utf.c_membuf_insert_ucs4
; ModuleID = 'AnghaBench/freebsd/contrib/gdb/gdb/extr_nto-procfs.c_procfs_thread_info.c' source_filename = "AnghaBench/freebsd/contrib/gdb/gdb/extr_nto-procfs.c_procfs_thread_info.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @procfs_thread_info], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(none) uwtable define internal noalias noundef ptr @procfs_thread_info(i32 %0, i16 signext %1) #0 { ret ptr null } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/freebsd/contrib/gdb/gdb/extr_nto-procfs.c_procfs_thread_info.c' source_filename = "AnghaBench/freebsd/contrib/gdb/gdb/extr_nto-procfs.c_procfs_thread_info.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @procfs_thread_info], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(none) uwtable(sync) define internal noalias noundef ptr @procfs_thread_info(i32 %0, i16 signext %1) #0 { ret ptr null } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
freebsd_contrib_gdb_gdb_extr_nto-procfs.c_procfs_thread_info
; ModuleID = 'AnghaBench/linux/drivers/scsi/csiostor/extr_csio_hw.c_csio_pci_capability.c' source_filename = "AnghaBench/linux/drivers/scsi/csiostor/extr_csio_hw.c_csio_pci_capability.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @csio_pci_capability], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @csio_pci_capability(ptr noundef %0, i32 noundef %1, ptr nocapture noundef writeonly %2) #0 { %4 = tail call i32 @pci_find_capability(ptr noundef %0, i32 noundef %1) #2 store i32 %4, ptr %2, align 4, !tbaa !5 %5 = icmp eq i32 %4, 0 %6 = sext i1 %5 to i32 ret i32 %6 } declare i32 @pci_find_capability(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/linux/drivers/scsi/csiostor/extr_csio_hw.c_csio_pci_capability.c' source_filename = "AnghaBench/linux/drivers/scsi/csiostor/extr_csio_hw.c_csio_pci_capability.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @csio_pci_capability], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal range(i32 -1, 1) i32 @csio_pci_capability(ptr noundef %0, i32 noundef %1, ptr nocapture noundef writeonly %2) #0 { %4 = tail call i32 @pci_find_capability(ptr noundef %0, i32 noundef %1) #2 store i32 %4, ptr %2, align 4, !tbaa !6 %5 = icmp eq i32 %4, 0 %6 = sext i1 %5 to i32 ret i32 %6 } declare i32 @pci_find_capability(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
linux_drivers_scsi_csiostor_extr_csio_hw.c_csio_pci_capability
; ModuleID = 'AnghaBench/fastsocket/kernel/sound/pci/hda/extr_hda_codec.c_setup_fg_nodes.c' source_filename = "AnghaBench/fastsocket/kernel/sound/pci/hda/extr_hda_codec.c_setup_fg_nodes.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.hda_codec = type { i32, i32, i32, i32, ptr, ptr } @AC_NODE_ROOT = dso_local local_unnamed_addr global i32 0, align 4 @AC_PAR_FUNCTION_TYPE = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @setup_fg_nodes], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @setup_fg_nodes(ptr noundef %0) #0 { %2 = alloca ptr, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %2) #3 %3 = load i32, ptr @AC_NODE_ROOT, align 4, !tbaa !5 %4 = call i32 @snd_hda_get_sub_nodes(ptr noundef %0, i32 noundef %3, ptr noundef nonnull %2) #3 %5 = icmp sgt i32 %4, 0 br i1 %5, label %6, label %30 6: ; preds = %1 %7 = getelementptr inbounds %struct.hda_codec, ptr %0, i64 0, i32 4 %8 = getelementptr inbounds %struct.hda_codec, ptr %0, i64 0, i32 2 %9 = getelementptr inbounds %struct.hda_codec, ptr %0, i64 0, i32 3 %10 = getelementptr inbounds %struct.hda_codec, ptr %0, i64 0, i32 5 %11 = getelementptr inbounds %struct.hda_codec, ptr %0, i64 0, i32 1 %12 = load ptr, ptr %2, align 8, !tbaa !9 br label %13 13: ; preds = %6, %26 %14 = phi ptr [ %12, %6 ], [ %28, %26 ] %15 = phi i32 [ 0, %6 ], [ %27, %26 ] %16 = load i32, ptr @AC_PAR_FUNCTION_TYPE, align 4, !tbaa !5 %17 = call i32 @snd_hda_param_read(ptr noundef %0, ptr noundef %14, i32 noundef %16) #3 %18 = trunc i32 %17 to i8 %19 = load ptr, ptr %2, align 8, !tbaa !9 switch i8 %18, label %26 [ i8 -127, label %20 i8 -128, label %21 ] 20: ; preds = %13 store ptr %19, ptr %10, align 8, !tbaa !11 store i32 129, ptr %0, align 8, !tbaa !13 br label %22 21: ; preds = %13 store ptr %19, ptr %7, align 8, !tbaa !14 store i32 128, ptr %8, align 8, !tbaa !15 br label %22 22: ; preds = %21, %20 %23 = phi ptr [ %11, %20 ], [ %9, %21 ] %24 = lshr i32 %17, 8 %25 = and i32 %24, 1 store i32 %25, ptr %23, align 4, !tbaa !5 br label %26 26: ; preds = %22, %13 %27 = add nuw nsw i32 %15, 1 %28 = getelementptr inbounds i8, ptr %19, i64 1 store ptr %28, ptr %2, align 8, !tbaa !9 %29 = icmp eq i32 %27, %4 br i1 %29, label %30, label %13, !llvm.loop !16 30: ; preds = %26, %1 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %2) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @snd_hda_get_sub_nodes(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @snd_hda_param_read(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !10, i64 0} !10 = !{!"any pointer", !7, i64 0} !11 = !{!12, !10, i64 24} !12 = !{!"hda_codec", !6, i64 0, !6, i64 4, !6, i64 8, !6, i64 12, !10, i64 16, !10, i64 24} !13 = !{!12, !6, i64 0} !14 = !{!12, !10, i64 16} !15 = !{!12, !6, i64 8} !16 = distinct !{!16, !17} !17 = !{!"llvm.loop.mustprogress"}
; ModuleID = 'AnghaBench/fastsocket/kernel/sound/pci/hda/extr_hda_codec.c_setup_fg_nodes.c' source_filename = "AnghaBench/fastsocket/kernel/sound/pci/hda/extr_hda_codec.c_setup_fg_nodes.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @AC_NODE_ROOT = common local_unnamed_addr global i32 0, align 4 @AC_PAR_FUNCTION_TYPE = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @setup_fg_nodes], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @setup_fg_nodes(ptr noundef %0) #0 { %2 = alloca ptr, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %2) #3 %3 = load i32, ptr @AC_NODE_ROOT, align 4, !tbaa !6 %4 = call i32 @snd_hda_get_sub_nodes(ptr noundef %0, i32 noundef %3, ptr noundef nonnull %2) #3 %5 = icmp sgt i32 %4, 0 br i1 %5, label %6, label %30 6: ; preds = %1 %7 = getelementptr inbounds i8, ptr %0, i64 16 %8 = getelementptr inbounds i8, ptr %0, i64 8 %9 = getelementptr inbounds i8, ptr %0, i64 12 %10 = getelementptr inbounds i8, ptr %0, i64 24 %11 = getelementptr inbounds i8, ptr %0, i64 4 %12 = load ptr, ptr %2, align 8, !tbaa !10 br label %13 13: ; preds = %6, %26 %14 = phi ptr [ %12, %6 ], [ %28, %26 ] %15 = phi i32 [ 0, %6 ], [ %27, %26 ] %16 = load i32, ptr @AC_PAR_FUNCTION_TYPE, align 4, !tbaa !6 %17 = call i32 @snd_hda_param_read(ptr noundef %0, ptr noundef %14, i32 noundef %16) #3 %18 = trunc i32 %17 to i8 %19 = load ptr, ptr %2, align 8, !tbaa !10 switch i8 %18, label %26 [ i8 -127, label %20 i8 -128, label %21 ] 20: ; preds = %13 store ptr %19, ptr %10, align 8, !tbaa !12 store i32 129, ptr %0, align 8, !tbaa !14 br label %22 21: ; preds = %13 store ptr %19, ptr %7, align 8, !tbaa !15 store i32 128, ptr %8, align 8, !tbaa !16 br label %22 22: ; preds = %21, %20 %23 = phi ptr [ %11, %20 ], [ %9, %21 ] %24 = lshr i32 %17, 8 %25 = and i32 %24, 1 store i32 %25, ptr %23, align 4, !tbaa !6 br label %26 26: ; preds = %22, %13 %27 = add nuw nsw i32 %15, 1 %28 = getelementptr inbounds i8, ptr %19, i64 1 store ptr %28, ptr %2, align 8, !tbaa !10 %29 = icmp eq i32 %27, %4 br i1 %29, label %30, label %13, !llvm.loop !17 30: ; preds = %26, %1 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %2) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @snd_hda_get_sub_nodes(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @snd_hda_param_read(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !11, i64 0} !11 = !{!"any pointer", !8, i64 0} !12 = !{!13, !11, i64 24} !13 = !{!"hda_codec", !7, i64 0, !7, i64 4, !7, i64 8, !7, i64 12, !11, i64 16, !11, i64 24} !14 = !{!13, !7, i64 0} !15 = !{!13, !11, i64 16} !16 = !{!13, !7, i64 8} !17 = distinct !{!17, !18} !18 = !{!"llvm.loop.mustprogress"}
fastsocket_kernel_sound_pci_hda_extr_hda_codec.c_setup_fg_nodes
; ModuleID = 'AnghaBench/linux/drivers/scsi/extr_libiscsi.c_iscsi_host_add.c' source_filename = "AnghaBench/linux/drivers/scsi/extr_libiscsi.c_iscsi_host_add.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.Scsi_Host = type { i64, i64 } @ISCSI_DEF_XMIT_CMDS_MAX = dso_local local_unnamed_addr global i64 0, align 8 @ISCSI_DEF_CMD_PER_LUN = dso_local local_unnamed_addr global i64 0, align 8 ; Function Attrs: nounwind uwtable define dso_local i32 @iscsi_host_add(ptr noundef %0, ptr noundef %1) local_unnamed_addr #0 { %3 = getelementptr inbounds %struct.Scsi_Host, ptr %0, i64 0, i32 1 %4 = load i64, ptr %3, align 8, !tbaa !5 %5 = icmp eq i64 %4, 0 br i1 %5, label %6, label %8 6: ; preds = %2 %7 = load i64, ptr @ISCSI_DEF_XMIT_CMDS_MAX, align 8, !tbaa !10 store i64 %7, ptr %3, align 8, !tbaa !5 br label %8 8: ; preds = %6, %2 %9 = load i64, ptr %0, align 8, !tbaa !11 %10 = icmp eq i64 %9, 0 br i1 %10, label %11, label %13 11: ; preds = %8 %12 = load i64, ptr @ISCSI_DEF_CMD_PER_LUN, align 8, !tbaa !10 store i64 %12, ptr %0, align 8, !tbaa !11 br label %13 13: ; preds = %11, %8 %14 = tail call i32 @scsi_add_host(ptr noundef nonnull %0, ptr noundef %1) #2 ret i32 %14 } declare i32 @scsi_add_host(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 8} !6 = !{!"Scsi_Host", !7, i64 0, !7, i64 8} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!7, !7, i64 0} !11 = !{!6, !7, i64 0}
; ModuleID = 'AnghaBench/linux/drivers/scsi/extr_libiscsi.c_iscsi_host_add.c' source_filename = "AnghaBench/linux/drivers/scsi/extr_libiscsi.c_iscsi_host_add.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @ISCSI_DEF_XMIT_CMDS_MAX = common local_unnamed_addr global i64 0, align 8 @ISCSI_DEF_CMD_PER_LUN = common local_unnamed_addr global i64 0, align 8 ; Function Attrs: nounwind ssp uwtable(sync) define i32 @iscsi_host_add(ptr noundef %0, ptr noundef %1) local_unnamed_addr #0 { %3 = getelementptr inbounds i8, ptr %0, i64 8 %4 = load i64, ptr %3, align 8, !tbaa !6 %5 = icmp eq i64 %4, 0 br i1 %5, label %6, label %8 6: ; preds = %2 %7 = load i64, ptr @ISCSI_DEF_XMIT_CMDS_MAX, align 8, !tbaa !11 store i64 %7, ptr %3, align 8, !tbaa !6 br label %8 8: ; preds = %6, %2 %9 = load i64, ptr %0, align 8, !tbaa !12 %10 = icmp eq i64 %9, 0 br i1 %10, label %11, label %13 11: ; preds = %8 %12 = load i64, ptr @ISCSI_DEF_CMD_PER_LUN, align 8, !tbaa !11 store i64 %12, ptr %0, align 8, !tbaa !12 br label %13 13: ; preds = %11, %8 %14 = tail call i32 @scsi_add_host(ptr noundef nonnull %0, ptr noundef %1) #2 ret i32 %14 } declare i32 @scsi_add_host(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 8} !7 = !{!"Scsi_Host", !8, i64 0, !8, i64 8} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!8, !8, i64 0} !12 = !{!7, !8, i64 0}
linux_drivers_scsi_extr_libiscsi.c_iscsi_host_add
; ModuleID = 'AnghaBench/h2o/lib/handler/extr_mimemap.c_h2o_mimemap_has_dynamic_type.c' source_filename = "AnghaBench/h2o/lib/handler/extr_mimemap.c_h2o_mimemap_has_dynamic_type.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(argmem: read) uwtable define dso_local i32 @h2o_mimemap_has_dynamic_type(ptr nocapture noundef readonly %0) local_unnamed_addr #0 { %2 = load i64, ptr %0, align 8, !tbaa !5 %3 = icmp ne i64 %2, 0 %4 = zext i1 %3 to i32 ret i32 %4 } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(argmem: read) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_3__", !7, i64 0} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/h2o/lib/handler/extr_mimemap.c_h2o_mimemap_has_dynamic_type.c' source_filename = "AnghaBench/h2o/lib/handler/extr_mimemap.c_h2o_mimemap_has_dynamic_type.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(argmem: read) uwtable(sync) define range(i32 0, 2) i32 @h2o_mimemap_has_dynamic_type(ptr nocapture noundef readonly %0) local_unnamed_addr #0 { %2 = load i64, ptr %0, align 8, !tbaa !6 %3 = icmp ne i64 %2, 0 %4 = zext i1 %3 to i32 ret i32 %4 } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(argmem: read) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_3__", !8, i64 0} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"}
h2o_lib_handler_extr_mimemap.c_h2o_mimemap_has_dynamic_type
; ModuleID = 'AnghaBench/linux/drivers/rtc/extr_rtc-rk808.c_nov2dec_transitions.c' source_filename = "AnghaBench/linux/drivers/rtc/extr_rtc-rk808.c_nov2dec_transitions.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.rtc_time = type { i32, i32 } @llvm.compiler.used = appending global [1 x ptr] [ptr @nov2dec_transitions], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(argmem: read) uwtable define internal i32 @nov2dec_transitions(ptr nocapture noundef readonly %0) #0 { %2 = load i32, ptr %0, align 4, !tbaa !5 %3 = add nsw i32 %2, -116 %4 = getelementptr inbounds %struct.rtc_time, ptr %0, i64 0, i32 1 %5 = load i32, ptr %4, align 4, !tbaa !10 %6 = icmp sgt i32 %5, 10 %7 = zext i1 %6 to i32 %8 = add nsw i32 %3, %7 ret i32 %8 } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(argmem: read) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"rtc_time", !7, i64 0, !7, i64 4} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!6, !7, i64 4}
; ModuleID = 'AnghaBench/linux/drivers/rtc/extr_rtc-rk808.c_nov2dec_transitions.c' source_filename = "AnghaBench/linux/drivers/rtc/extr_rtc-rk808.c_nov2dec_transitions.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @nov2dec_transitions], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(argmem: read) uwtable(sync) define internal range(i32 -2147483648, 2147481633) i32 @nov2dec_transitions(ptr nocapture noundef readonly %0) #0 { %2 = load i32, ptr %0, align 4, !tbaa !6 %3 = add nsw i32 %2, -116 %4 = getelementptr inbounds i8, ptr %0, i64 4 %5 = load i32, ptr %4, align 4, !tbaa !11 %6 = icmp sgt i32 %5, 10 %7 = zext i1 %6 to i32 %8 = add nsw i32 %3, %7 ret i32 %8 } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(argmem: read) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"rtc_time", !8, i64 0, !8, i64 4} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!7, !8, i64 4}
linux_drivers_rtc_extr_rtc-rk808.c_nov2dec_transitions
; ModuleID = 'AnghaBench/FFmpeg/libavcodec/mips/extr_hpeldsp_msa.c_common_hz_bil_8w_msa.c' source_filename = "AnghaBench/FFmpeg/libavcodec/mips/extr_hpeldsp_msa.c_common_hz_bil_8w_msa.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @common_hz_bil_8w_msa], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @common_hz_bil_8w_msa(ptr noundef %0, i32 noundef %1, ptr noundef %2, i32 noundef %3, i32 noundef %4) #0 { %6 = icmp ult i32 %4, 4 br i1 %6, label %24, label %7 7: ; preds = %5 %8 = ashr i32 %4, 2 %9 = shl nsw i32 %1, 2 %10 = sext i32 %9 to i64 %11 = shl nsw i32 %3, 2 %12 = sext i32 %11 to i64 br label %13 13: ; preds = %7, %13 %14 = phi ptr [ %0, %7 ], [ %19, %13 ] %15 = phi ptr [ %2, %7 ], [ %22, %13 ] %16 = phi i32 [ %8, %7 ], [ %17, %13 ] %17 = add nsw i32 %16, -1 %18 = tail call i32 @LD_SB4(ptr noundef %14, i32 noundef %1, i32 undef, i32 undef, i32 undef, i32 undef) #2 %19 = getelementptr inbounds i32, ptr %14, i64 %10 %20 = tail call i32 @SLDI_B4_SB(i32 0, i32 undef, i32 0, i32 undef, i32 0, i32 undef, i32 0, i32 undef, i32 noundef 1, i32 undef, i32 undef, i32 undef, i32 undef) #2 %21 = tail call i32 @AVER_ST8x4_UB(i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, ptr noundef %15, i32 noundef %3) #2 %22 = getelementptr inbounds i32, ptr %15, i64 %12 %23 = icmp eq i32 %17, 0 br i1 %23, label %24, label %13, !llvm.loop !5 24: ; preds = %13, %5 ret void } declare i32 @LD_SB4(ptr noundef, i32 noundef, i32, i32, i32, i32) local_unnamed_addr #1 declare i32 @SLDI_B4_SB(i32, i32, i32, i32, i32, i32, i32, i32, i32 noundef, i32, i32, i32, i32) local_unnamed_addr #1 declare i32 @AVER_ST8x4_UB(i32, i32, i32, i32, i32, i32, i32, i32, ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = distinct !{!5, !6} !6 = !{!"llvm.loop.mustprogress"}
; ModuleID = 'AnghaBench/FFmpeg/libavcodec/mips/extr_hpeldsp_msa.c_common_hz_bil_8w_msa.c' source_filename = "AnghaBench/FFmpeg/libavcodec/mips/extr_hpeldsp_msa.c_common_hz_bil_8w_msa.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @common_hz_bil_8w_msa], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @common_hz_bil_8w_msa(ptr noundef %0, i32 noundef %1, ptr noundef %2, i32 noundef %3, i32 noundef %4) #0 { %6 = icmp ult i32 %4, 4 br i1 %6, label %24, label %7 7: ; preds = %5 %8 = ashr i32 %4, 2 %9 = shl nsw i32 %1, 2 %10 = sext i32 %9 to i64 %11 = shl nsw i32 %3, 2 %12 = sext i32 %11 to i64 br label %13 13: ; preds = %7, %13 %14 = phi ptr [ %0, %7 ], [ %19, %13 ] %15 = phi ptr [ %2, %7 ], [ %22, %13 ] %16 = phi i32 [ %8, %7 ], [ %17, %13 ] %17 = add nsw i32 %16, -1 %18 = tail call i32 @LD_SB4(ptr noundef %14, i32 noundef %1, i64 0, i64 0, i64 0, i64 0) #2 %19 = getelementptr inbounds i32, ptr %14, i64 %10 %20 = tail call i32 @SLDI_B4_SB(i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i32 noundef 1, i64 0, i64 0, i64 0, i64 0) #2 %21 = tail call i32 @AVER_ST8x4_UB(i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, ptr noundef %15, i32 noundef %3) #2 %22 = getelementptr inbounds i32, ptr %15, i64 %12 %23 = icmp eq i32 %17, 0 br i1 %23, label %24, label %13, !llvm.loop !6 24: ; preds = %13, %5 ret void } declare i32 @LD_SB4(ptr noundef, i32 noundef, i64, i64, i64, i64) local_unnamed_addr #1 declare i32 @SLDI_B4_SB(i64, i64, i64, i64, i64, i64, i64, i64, i32 noundef, i64, i64, i64, i64) local_unnamed_addr #1 declare i32 @AVER_ST8x4_UB(i64, i64, i64, i64, i64, i64, i64, i64, ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = distinct !{!6, !7} !7 = !{!"llvm.loop.mustprogress"}
FFmpeg_libavcodec_mips_extr_hpeldsp_msa.c_common_hz_bil_8w_msa
; ModuleID = 'AnghaBench/freebsd/sys/security/mac_stub/extr_mac_stub.c_stub_vnode_check_deleteacl.c' source_filename = "AnghaBench/freebsd/sys/security/mac_stub/extr_mac_stub.c_stub_vnode_check_deleteacl.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @stub_vnode_check_deleteacl], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(none) uwtable define internal noundef i32 @stub_vnode_check_deleteacl(ptr nocapture readnone %0, ptr nocapture readnone %1, ptr nocapture readnone %2, i32 %3) #0 { ret i32 0 } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/freebsd/sys/security/mac_stub/extr_mac_stub.c_stub_vnode_check_deleteacl.c' source_filename = "AnghaBench/freebsd/sys/security/mac_stub/extr_mac_stub.c_stub_vnode_check_deleteacl.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @stub_vnode_check_deleteacl], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(none) uwtable(sync) define internal noundef i32 @stub_vnode_check_deleteacl(ptr nocapture readnone %0, ptr nocapture readnone %1, ptr nocapture readnone %2, i32 %3) #0 { ret i32 0 } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
freebsd_sys_security_mac_stub_extr_mac_stub.c_stub_vnode_check_deleteacl
; ModuleID = 'AnghaBench/freebsd/sys/fs/fuse/extr_fuse_internal.c_fuse_internal_forget_send.c' source_filename = "AnghaBench/freebsd/sys/fs/fuse/extr_fuse_internal.c_fuse_internal_forget_send.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.fuse_dispatcher = type { i32, ptr } @FUSE_FORGET = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local void @fuse_internal_forget_send(ptr noundef %0, ptr noundef %1, ptr noundef %2, i32 noundef %3, i32 noundef %4) local_unnamed_addr #0 { %6 = alloca %struct.fuse_dispatcher, align 8 call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %6) #3 %7 = call i32 @fdisp_init(ptr noundef nonnull %6, i32 noundef 4) #3 %8 = load i32, ptr @FUSE_FORGET, align 4, !tbaa !5 %9 = call i32 @fdisp_make(ptr noundef nonnull %6, i32 noundef %8, ptr noundef %0, i32 noundef %3, ptr noundef %1, ptr noundef %2) #3 %10 = getelementptr inbounds %struct.fuse_dispatcher, ptr %6, i64 0, i32 1 %11 = load ptr, ptr %10, align 8, !tbaa !9 store i32 %4, ptr %11, align 4, !tbaa !12 %12 = load i32, ptr %6, align 8, !tbaa !14 %13 = call i32 @fuse_insert_message(i32 noundef %12, i32 noundef 0) #3 %14 = call i32 @fdisp_destroy(ptr noundef nonnull %6) #3 call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %6) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @fdisp_init(ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @fdisp_make(ptr noundef, i32 noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @fuse_insert_message(i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @fdisp_destroy(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !11, i64 8} !10 = !{!"fuse_dispatcher", !6, i64 0, !11, i64 8} !11 = !{!"any pointer", !7, i64 0} !12 = !{!13, !6, i64 0} !13 = !{!"fuse_forget_in", !6, i64 0} !14 = !{!10, !6, i64 0}
; ModuleID = 'AnghaBench/freebsd/sys/fs/fuse/extr_fuse_internal.c_fuse_internal_forget_send.c' source_filename = "AnghaBench/freebsd/sys/fs/fuse/extr_fuse_internal.c_fuse_internal_forget_send.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.fuse_dispatcher = type { i32, ptr } @FUSE_FORGET = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define void @fuse_internal_forget_send(ptr noundef %0, ptr noundef %1, ptr noundef %2, i32 noundef %3, i32 noundef %4) local_unnamed_addr #0 { %6 = alloca %struct.fuse_dispatcher, align 8 call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %6) #3 %7 = call i32 @fdisp_init(ptr noundef nonnull %6, i32 noundef 4) #3 %8 = load i32, ptr @FUSE_FORGET, align 4, !tbaa !6 %9 = call i32 @fdisp_make(ptr noundef nonnull %6, i32 noundef %8, ptr noundef %0, i32 noundef %3, ptr noundef %1, ptr noundef %2) #3 %10 = getelementptr inbounds i8, ptr %6, i64 8 %11 = load ptr, ptr %10, align 8, !tbaa !10 store i32 %4, ptr %11, align 4, !tbaa !13 %12 = load i32, ptr %6, align 8, !tbaa !15 %13 = call i32 @fuse_insert_message(i32 noundef %12, i32 noundef 0) #3 %14 = call i32 @fdisp_destroy(ptr noundef nonnull %6) #3 call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %6) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @fdisp_init(ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @fdisp_make(ptr noundef, i32 noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @fuse_insert_message(i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @fdisp_destroy(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !12, i64 8} !11 = !{!"fuse_dispatcher", !7, i64 0, !12, i64 8} !12 = !{!"any pointer", !8, i64 0} !13 = !{!14, !7, i64 0} !14 = !{!"fuse_forget_in", !7, i64 0} !15 = !{!11, !7, i64 0}
freebsd_sys_fs_fuse_extr_fuse_internal.c_fuse_internal_forget_send
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/video/sis/extr_init.c_SiS_GetRefCRTVCLK.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/video/sis/extr_init.c_SiS_GetRefCRTVCLK.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_2__ = type { i32, i16, i16, i16 } @HaveWideTiming = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(read, inaccessiblemem: none) uwtable define dso_local zeroext i16 @SiS_GetRefCRTVCLK(ptr nocapture noundef readonly %0, i16 noundef zeroext %1, i32 noundef %2) local_unnamed_addr #0 { %4 = load ptr, ptr %0, align 8, !tbaa !5 %5 = zext i16 %1 to i64 %6 = getelementptr inbounds %struct.TYPE_2__, ptr %4, i64 %5 %7 = load i32, ptr %6, align 4, !tbaa !10 %8 = load i32, ptr @HaveWideTiming, align 4, !tbaa !14 %9 = and i32 %8, %7 %10 = icmp eq i32 %9, 0 br i1 %10, label %17, label %11 11: ; preds = %3 %12 = icmp eq i32 %2, 1 br i1 %12, label %13, label %15 13: ; preds = %11 %14 = getelementptr inbounds %struct.TYPE_2__, ptr %4, i64 %5, i32 1 br label %19 15: ; preds = %11 %16 = getelementptr inbounds %struct.TYPE_2__, ptr %4, i64 %5, i32 2 br label %19 17: ; preds = %3 %18 = getelementptr inbounds %struct.TYPE_2__, ptr %4, i64 %5, i32 3 br label %19 19: ; preds = %17, %15, %13 %20 = phi ptr [ %14, %13 ], [ %16, %15 ], [ %18, %17 ] %21 = load i16, ptr %20, align 2, !tbaa !15 ret i16 %21 } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(read, inaccessiblemem: none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"SiS_Private", !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !12, i64 0} !11 = !{!"TYPE_2__", !12, i64 0, !13, i64 4, !13, i64 6, !13, i64 8} !12 = !{!"int", !8, i64 0} !13 = !{!"short", !8, i64 0} !14 = !{!12, !12, i64 0} !15 = !{!13, !13, i64 0}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/video/sis/extr_init.c_SiS_GetRefCRTVCLK.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/video/sis/extr_init.c_SiS_GetRefCRTVCLK.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.TYPE_2__ = type { i32, i16, i16, i16 } @HaveWideTiming = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, inaccessiblemem: none) uwtable(sync) define zeroext i16 @SiS_GetRefCRTVCLK(ptr nocapture noundef readonly %0, i16 noundef zeroext %1, i32 noundef %2) local_unnamed_addr #0 { %4 = load ptr, ptr %0, align 8, !tbaa !6 %5 = zext i16 %1 to i64 %6 = getelementptr inbounds %struct.TYPE_2__, ptr %4, i64 %5 %7 = load i32, ptr %6, align 4, !tbaa !11 %8 = load i32, ptr @HaveWideTiming, align 4, !tbaa !15 %9 = and i32 %8, %7 %10 = icmp eq i32 %9, 0 %11 = icmp eq i32 %2, 1 %12 = select i1 %11, i64 4, i64 6 %13 = select i1 %10, i64 8, i64 %12 %14 = getelementptr inbounds i8, ptr %6, i64 %13 %15 = load i16, ptr %14, align 2, !tbaa !16 ret i16 %15 } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, inaccessiblemem: none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"SiS_Private", !8, i64 0} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !13, i64 0} !12 = !{!"TYPE_2__", !13, i64 0, !14, i64 4, !14, i64 6, !14, i64 8} !13 = !{!"int", !9, i64 0} !14 = !{!"short", !9, i64 0} !15 = !{!13, !13, i64 0} !16 = !{!14, !14, i64 0}
fastsocket_kernel_drivers_video_sis_extr_init.c_SiS_GetRefCRTVCLK
; ModuleID = 'AnghaBench/linux/drivers/tty/extr_n_gsm.c_gsmtty_tiocmset.c' source_filename = "AnghaBench/linux/drivers/tty/extr_n_gsm.c_gsmtty_tiocmset.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.gsm_dlci = type { i32, i64 } @DLCI_CLOSED = dso_local local_unnamed_addr global i64 0, align 8 @EINVAL = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @gsmtty_tiocmset], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @gsmtty_tiocmset(ptr nocapture noundef readonly %0, i32 noundef %1, i32 noundef %2) #0 { %4 = load ptr, ptr %0, align 8, !tbaa !5 %5 = getelementptr inbounds %struct.gsm_dlci, ptr %4, i64 0, i32 1 %6 = load i64, ptr %5, align 8, !tbaa !10 %7 = load i64, ptr @DLCI_CLOSED, align 8, !tbaa !14 %8 = icmp eq i64 %6, %7 br i1 %8, label %9, label %12 9: ; preds = %3 %10 = load i32, ptr @EINVAL, align 4, !tbaa !15 %11 = sub nsw i32 0, %10 br label %20 12: ; preds = %3 %13 = load i32, ptr %4, align 8, !tbaa !16 %14 = xor i32 %2, -1 %15 = and i32 %13, %14 %16 = or i32 %15, %1 %17 = icmp eq i32 %16, %13 br i1 %17, label %20, label %18 18: ; preds = %12 store i32 %16, ptr %4, align 8, !tbaa !16 %19 = tail call i32 @gsmtty_modem_update(ptr noundef nonnull %4, i32 noundef 0) #2 br label %20 20: ; preds = %12, %18, %9 %21 = phi i32 [ %11, %9 ], [ %19, %18 ], [ 0, %12 ] ret i32 %21 } declare i32 @gsmtty_modem_update(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"tty_struct", !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !13, i64 8} !11 = !{!"gsm_dlci", !12, i64 0, !13, i64 8} !12 = !{!"int", !8, i64 0} !13 = !{!"long", !8, i64 0} !14 = !{!13, !13, i64 0} !15 = !{!12, !12, i64 0} !16 = !{!11, !12, i64 0}
; ModuleID = 'AnghaBench/linux/drivers/tty/extr_n_gsm.c_gsmtty_tiocmset.c' source_filename = "AnghaBench/linux/drivers/tty/extr_n_gsm.c_gsmtty_tiocmset.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @DLCI_CLOSED = common local_unnamed_addr global i64 0, align 8 @EINVAL = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @gsmtty_tiocmset], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @gsmtty_tiocmset(ptr nocapture noundef readonly %0, i32 noundef %1, i32 noundef %2) #0 { %4 = load ptr, ptr %0, align 8, !tbaa !6 %5 = getelementptr inbounds i8, ptr %4, i64 8 %6 = load i64, ptr %5, align 8, !tbaa !11 %7 = load i64, ptr @DLCI_CLOSED, align 8, !tbaa !15 %8 = icmp eq i64 %6, %7 br i1 %8, label %9, label %12 9: ; preds = %3 %10 = load i32, ptr @EINVAL, align 4, !tbaa !16 %11 = sub nsw i32 0, %10 br label %20 12: ; preds = %3 %13 = load i32, ptr %4, align 8, !tbaa !17 %14 = xor i32 %2, -1 %15 = and i32 %13, %14 %16 = or i32 %15, %1 %17 = icmp eq i32 %16, %13 br i1 %17, label %20, label %18 18: ; preds = %12 store i32 %16, ptr %4, align 8, !tbaa !17 %19 = tail call i32 @gsmtty_modem_update(ptr noundef nonnull %4, i32 noundef 0) #2 br label %20 20: ; preds = %12, %18, %9 %21 = phi i32 [ %11, %9 ], [ %19, %18 ], [ 0, %12 ] ret i32 %21 } declare i32 @gsmtty_modem_update(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"tty_struct", !8, i64 0} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !14, i64 8} !12 = !{!"gsm_dlci", !13, i64 0, !14, i64 8} !13 = !{!"int", !9, i64 0} !14 = !{!"long", !9, i64 0} !15 = !{!14, !14, i64 0} !16 = !{!13, !13, i64 0} !17 = !{!12, !13, i64 0}
linux_drivers_tty_extr_n_gsm.c_gsmtty_tiocmset
; ModuleID = 'AnghaBench/sumatrapdf/mupdf/source/fitz/extr_output.c_fz_write_band.c' source_filename = "AnghaBench/sumatrapdf/mupdf/source/fitz/extr_output.c_fz_write_band.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_5__ = type { i64, i64, ptr, ptr } @FZ_ERROR_GENERIC = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [20 x i8] c"Too much band data!\00", align 1 ; Function Attrs: nounwind uwtable define dso_local void @fz_write_band(ptr noundef %0, ptr noundef %1, i32 noundef %2, i32 noundef %3, ptr noundef %4) local_unnamed_addr #0 { %6 = icmp eq ptr %1, null br i1 %6, label %46, label %7 7: ; preds = %5 %8 = getelementptr inbounds %struct.TYPE_5__, ptr %1, i64 0, i32 3 %9 = load ptr, ptr %8, align 8, !tbaa !5 %10 = icmp eq ptr %9, null br i1 %10, label %46, label %11 11: ; preds = %7 %12 = load i64, ptr %1, align 8, !tbaa !11 %13 = sext i32 %3 to i64 %14 = add nsw i64 %12, %13 %15 = getelementptr inbounds %struct.TYPE_5__, ptr %1, i64 0, i32 1 %16 = load i64, ptr %15, align 8, !tbaa !12 %17 = icmp sgt i64 %14, %16 %18 = sub nsw i64 %16, %12 %19 = trunc i64 %18 to i32 %20 = select i1 %17, i32 %19, i32 %3 %21 = icmp slt i32 %20, 0 br i1 %21, label %22, label %26 22: ; preds = %11 %23 = load i32, ptr @FZ_ERROR_GENERIC, align 4, !tbaa !13 %24 = tail call i32 @fz_throw(ptr noundef %0, i32 noundef %23, ptr noundef nonnull @.str) #2 %25 = load i64, ptr %1, align 8, !tbaa !11 br label %34 26: ; preds = %11 %27 = icmp eq i32 %20, 0 br i1 %27, label %34, label %28 28: ; preds = %26 %29 = trunc i64 %12 to i32 %30 = tail call i32 %9(ptr noundef %0, ptr noundef nonnull %1, i32 noundef %2, i32 noundef %29, i32 noundef %20, ptr noundef %4) #2 %31 = zext nneg i32 %20 to i64 %32 = load i64, ptr %1, align 8, !tbaa !11 %33 = add nsw i64 %32, %31 store i64 %33, ptr %1, align 8, !tbaa !11 br label %34 34: ; preds = %22, %28, %26 %35 = phi i64 [ %25, %22 ], [ %33, %28 ], [ %12, %26 ] %36 = load i64, ptr %15, align 8, !tbaa !12 %37 = icmp eq i64 %35, %36 br i1 %37, label %38, label %46 38: ; preds = %34 %39 = getelementptr inbounds %struct.TYPE_5__, ptr %1, i64 0, i32 2 %40 = load ptr, ptr %39, align 8, !tbaa !15 %41 = icmp eq ptr %40, null br i1 %41, label %46, label %42 42: ; preds = %38 %43 = tail call i32 %40(ptr noundef %0, ptr noundef nonnull %1) #2 %44 = load i64, ptr %1, align 8, !tbaa !11 %45 = add nsw i64 %44, 1 store i64 %45, ptr %1, align 8, !tbaa !11 br label %46 46: ; preds = %5, %7, %42, %38, %34 ret void } declare i32 @fz_throw(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !10, i64 24} !6 = !{!"TYPE_5__", !7, i64 0, !7, i64 8, !10, i64 16, !10, i64 24} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!6, !7, i64 0} !12 = !{!6, !7, i64 8} !13 = !{!14, !14, i64 0} !14 = !{!"int", !8, i64 0} !15 = !{!6, !10, i64 16}
; ModuleID = 'AnghaBench/sumatrapdf/mupdf/source/fitz/extr_output.c_fz_write_band.c' source_filename = "AnghaBench/sumatrapdf/mupdf/source/fitz/extr_output.c_fz_write_band.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @FZ_ERROR_GENERIC = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [20 x i8] c"Too much band data!\00", align 1 ; Function Attrs: nounwind ssp uwtable(sync) define void @fz_write_band(ptr noundef %0, ptr noundef %1, i32 noundef %2, i32 noundef %3, ptr noundef %4) local_unnamed_addr #0 { %6 = icmp eq ptr %1, null br i1 %6, label %46, label %7 7: ; preds = %5 %8 = getelementptr inbounds i8, ptr %1, i64 24 %9 = load ptr, ptr %8, align 8, !tbaa !6 %10 = icmp eq ptr %9, null br i1 %10, label %46, label %11 11: ; preds = %7 %12 = load i64, ptr %1, align 8, !tbaa !12 %13 = sext i32 %3 to i64 %14 = add nsw i64 %12, %13 %15 = getelementptr inbounds i8, ptr %1, i64 8 %16 = load i64, ptr %15, align 8, !tbaa !13 %17 = icmp sgt i64 %14, %16 %18 = sub nsw i64 %16, %12 %19 = trunc i64 %18 to i32 %20 = select i1 %17, i32 %19, i32 %3 %21 = icmp slt i32 %20, 0 br i1 %21, label %22, label %26 22: ; preds = %11 %23 = load i32, ptr @FZ_ERROR_GENERIC, align 4, !tbaa !14 %24 = tail call i32 @fz_throw(ptr noundef %0, i32 noundef %23, ptr noundef nonnull @.str) #2 %25 = load i64, ptr %1, align 8, !tbaa !12 br label %34 26: ; preds = %11 %27 = icmp eq i32 %20, 0 br i1 %27, label %34, label %28 28: ; preds = %26 %29 = trunc i64 %12 to i32 %30 = tail call i32 %9(ptr noundef %0, ptr noundef nonnull %1, i32 noundef %2, i32 noundef %29, i32 noundef %20, ptr noundef %4) #2 %31 = zext nneg i32 %20 to i64 %32 = load i64, ptr %1, align 8, !tbaa !12 %33 = add nsw i64 %32, %31 store i64 %33, ptr %1, align 8, !tbaa !12 br label %34 34: ; preds = %22, %28, %26 %35 = phi i64 [ %25, %22 ], [ %33, %28 ], [ %12, %26 ] %36 = load i64, ptr %15, align 8, !tbaa !13 %37 = icmp eq i64 %35, %36 br i1 %37, label %38, label %46 38: ; preds = %34 %39 = getelementptr inbounds i8, ptr %1, i64 16 %40 = load ptr, ptr %39, align 8, !tbaa !16 %41 = icmp eq ptr %40, null br i1 %41, label %46, label %42 42: ; preds = %38 %43 = tail call i32 %40(ptr noundef %0, ptr noundef nonnull %1) #2 %44 = load i64, ptr %1, align 8, !tbaa !12 %45 = add nsw i64 %44, 1 store i64 %45, ptr %1, align 8, !tbaa !12 br label %46 46: ; preds = %5, %7, %42, %38, %34 ret void } declare i32 @fz_throw(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !11, i64 24} !7 = !{!"TYPE_5__", !8, i64 0, !8, i64 8, !11, i64 16, !11, i64 24} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!7, !8, i64 0} !13 = !{!7, !8, i64 8} !14 = !{!15, !15, i64 0} !15 = !{!"int", !9, i64 0} !16 = !{!7, !11, i64 16}
sumatrapdf_mupdf_source_fitz_extr_output.c_fz_write_band
; ModuleID = 'AnghaBench/linux/arch/x86/xen/extr_enlighten_pv.c_xen_machine_power_off.c' source_filename = "AnghaBench/linux/arch/x86/xen/extr_enlighten_pv.c_xen_machine_power_off.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @SHUTDOWN_poweroff = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @xen_machine_power_off], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @xen_machine_power_off() #0 { %1 = tail call i32 (...) @pm_power_off() #2 %2 = load i32, ptr @SHUTDOWN_poweroff, align 4, !tbaa !5 %3 = tail call i32 @xen_reboot(i32 noundef %2) #2 ret void } declare i32 @pm_power_off(...) local_unnamed_addr #1 declare i32 @xen_reboot(i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/linux/arch/x86/xen/extr_enlighten_pv.c_xen_machine_power_off.c' source_filename = "AnghaBench/linux/arch/x86/xen/extr_enlighten_pv.c_xen_machine_power_off.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @SHUTDOWN_poweroff = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @xen_machine_power_off], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @xen_machine_power_off() #0 { %1 = tail call i32 @pm_power_off() #2 %2 = load i32, ptr @SHUTDOWN_poweroff, align 4, !tbaa !6 %3 = tail call i32 @xen_reboot(i32 noundef %2) #2 ret void } declare i32 @pm_power_off(...) local_unnamed_addr #1 declare i32 @xen_reboot(i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
linux_arch_x86_xen_extr_enlighten_pv.c_xen_machine_power_off
; ModuleID = 'AnghaBench/Provenance/Cores/PicoDrive/pico/carthw/extr_carthw.c_carthw_pier_prot_read8.c' source_filename = "AnghaBench/Provenance/Cores/PicoDrive/pico/carthw/extr_carthw.c_carthw_pier_prot_read8.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_2__ = type { ptr } @pier_dump_prot = dso_local local_unnamed_addr global i64 0, align 8 @EL_STATUS = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [21 x i8] c"prot off on r8 @%06x\00", align 1 @SekPc = dso_local local_unnamed_addr global i32 0, align 4 @EL_UIO = dso_local local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [22 x i8] c"pier r8 [%06x] @%06x\00", align 1 @Pico = dso_local local_unnamed_addr global %struct.TYPE_2__ zeroinitializer, align 8 @llvm.compiler.used = appending global [1 x ptr] [ptr @carthw_pier_prot_read8], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @carthw_pier_prot_read8(i32 noundef %0) #0 { %2 = load i64, ptr @pier_dump_prot, align 8, !tbaa !5 %3 = icmp sgt i64 %2, 0 br i1 %3, label %4, label %6 4: ; preds = %1 %5 = add nsw i64 %2, -1 store i64 %5, ptr @pier_dump_prot, align 8, !tbaa !5 br label %6 6: ; preds = %4, %1 %7 = phi i64 [ %5, %4 ], [ %2, %1 ] %8 = icmp eq i64 %7, 0 br i1 %8, label %9, label %14 9: ; preds = %6 %10 = tail call i32 (...) @carthw_pier_statef() #2 %11 = load i32, ptr @EL_STATUS, align 4, !tbaa !9 %12 = load i32, ptr @SekPc, align 4, !tbaa !9 %13 = tail call i32 (i32, ptr, i32, ...) @elprintf(i32 noundef %11, ptr noundef nonnull @.str, i32 noundef %12) #2 br label %14 14: ; preds = %9, %6 %15 = load i32, ptr @EL_UIO, align 4, !tbaa !9 %16 = load i32, ptr @SekPc, align 4, !tbaa !9 %17 = tail call i32 (i32, ptr, i32, ...) @elprintf(i32 noundef %15, ptr noundef nonnull @.str.1, i32 noundef %0, i32 noundef %16) #2 %18 = load ptr, ptr @Pico, align 8, !tbaa !11 %19 = and i32 %0, 32767 %20 = xor i32 %19, 1 %21 = zext nneg i32 %20 to i64 %22 = getelementptr inbounds i32, ptr %18, i64 %21 %23 = load i32, ptr %22, align 4, !tbaa !9 ret i32 %23 } declare i32 @carthw_pier_statef(...) local_unnamed_addr #1 declare i32 @elprintf(i32 noundef, ptr noundef, i32 noundef, ...) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"long", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !10, i64 0} !10 = !{!"int", !7, i64 0} !11 = !{!12, !13, i64 0} !12 = !{!"TYPE_2__", !13, i64 0} !13 = !{!"any pointer", !7, i64 0}
; ModuleID = 'AnghaBench/Provenance/Cores/PicoDrive/pico/carthw/extr_carthw.c_carthw_pier_prot_read8.c' source_filename = "AnghaBench/Provenance/Cores/PicoDrive/pico/carthw/extr_carthw.c_carthw_pier_prot_read8.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.TYPE_2__ = type { ptr } @pier_dump_prot = common local_unnamed_addr global i64 0, align 8 @EL_STATUS = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [21 x i8] c"prot off on r8 @%06x\00", align 1 @SekPc = common local_unnamed_addr global i32 0, align 4 @EL_UIO = common local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [22 x i8] c"pier r8 [%06x] @%06x\00", align 1 @Pico = common local_unnamed_addr global %struct.TYPE_2__ zeroinitializer, align 8 @llvm.used = appending global [1 x ptr] [ptr @carthw_pier_prot_read8], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @carthw_pier_prot_read8(i32 noundef %0) #0 { %2 = load i64, ptr @pier_dump_prot, align 8, !tbaa !6 %3 = icmp sgt i64 %2, 0 br i1 %3, label %4, label %6 4: ; preds = %1 %5 = add nsw i64 %2, -1 store i64 %5, ptr @pier_dump_prot, align 8, !tbaa !6 br label %6 6: ; preds = %4, %1 %7 = phi i64 [ %5, %4 ], [ %2, %1 ] %8 = icmp eq i64 %7, 0 br i1 %8, label %9, label %14 9: ; preds = %6 %10 = tail call i32 @carthw_pier_statef() #2 %11 = load i32, ptr @EL_STATUS, align 4, !tbaa !10 %12 = load i32, ptr @SekPc, align 4, !tbaa !10 %13 = tail call i32 (i32, ptr, i32, ...) @elprintf(i32 noundef %11, ptr noundef nonnull @.str, i32 noundef %12) #2 br label %14 14: ; preds = %9, %6 %15 = load i32, ptr @EL_UIO, align 4, !tbaa !10 %16 = load i32, ptr @SekPc, align 4, !tbaa !10 %17 = tail call i32 (i32, ptr, i32, ...) @elprintf(i32 noundef %15, ptr noundef nonnull @.str.1, i32 noundef %0, i32 noundef %16) #2 %18 = load ptr, ptr @Pico, align 8, !tbaa !12 %19 = and i32 %0, 32767 %20 = xor i32 %19, 1 %21 = zext nneg i32 %20 to i64 %22 = getelementptr inbounds i32, ptr %18, i64 %21 %23 = load i32, ptr %22, align 4, !tbaa !10 ret i32 %23 } declare i32 @carthw_pier_statef(...) local_unnamed_addr #1 declare i32 @elprintf(i32 noundef, ptr noundef, i32 noundef, ...) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !11, i64 0} !11 = !{!"int", !8, i64 0} !12 = !{!13, !14, i64 0} !13 = !{!"TYPE_2__", !14, i64 0} !14 = !{!"any pointer", !8, i64 0}
Provenance_Cores_PicoDrive_pico_carthw_extr_carthw.c_carthw_pier_prot_read8
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/gpu/drm/nouveau/core/subdev/fb/extr_nv04.c_nv04_fb_ctor.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/gpu/drm/nouveau/core/subdev/fb/extr_nv04.c_nv04_fb_ctor.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_4__ = type { %struct.TYPE_3__, i32 } %struct.TYPE_3__ = type { i32 } @nv04_fb_memtype_valid = dso_local local_unnamed_addr global i32 0, align 4 @nv04_fb_vram_init = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @nv04_fb_ctor], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @nv04_fb_ctor(ptr noundef %0, ptr noundef %1, ptr noundef %2, ptr nocapture readnone %3, i32 %4, ptr nocapture noundef writeonly %5) #0 { %7 = alloca ptr, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %7) #3 %8 = call i32 @nouveau_fb_create(ptr noundef %0, ptr noundef %1, ptr noundef %2, ptr noundef nonnull %7) #3 %9 = load ptr, ptr %7, align 8, !tbaa !5 %10 = call ptr @nv_object(ptr noundef %9) #3 store ptr %10, ptr %5, align 8, !tbaa !5 %11 = icmp eq i32 %8, 0 br i1 %11, label %12, label %18 12: ; preds = %6 %13 = load i32, ptr @nv04_fb_memtype_valid, align 4, !tbaa !9 %14 = load ptr, ptr %7, align 8, !tbaa !5 %15 = getelementptr inbounds %struct.TYPE_4__, ptr %14, i64 0, i32 1 store i32 %13, ptr %15, align 4, !tbaa !11 %16 = load i32, ptr @nv04_fb_vram_init, align 4, !tbaa !9 store i32 %16, ptr %14, align 4, !tbaa !15 %17 = call i32 @nouveau_fb_preinit(ptr noundef nonnull %14) #3 br label %18 18: ; preds = %6, %12 %19 = phi i32 [ %17, %12 ], [ %8, %6 ] call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %7) #3 ret i32 %19 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @nouveau_fb_create(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare ptr @nv_object(ptr noundef) local_unnamed_addr #2 declare i32 @nouveau_fb_preinit(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"any pointer", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !10, i64 0} !10 = !{!"int", !7, i64 0} !11 = !{!12, !10, i64 4} !12 = !{!"nv04_fb_priv", !13, i64 0} !13 = !{!"TYPE_4__", !14, i64 0, !10, i64 4} !14 = !{!"TYPE_3__", !10, i64 0} !15 = !{!12, !10, i64 0}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/gpu/drm/nouveau/core/subdev/fb/extr_nv04.c_nv04_fb_ctor.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/gpu/drm/nouveau/core/subdev/fb/extr_nv04.c_nv04_fb_ctor.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @nv04_fb_memtype_valid = common local_unnamed_addr global i32 0, align 4 @nv04_fb_vram_init = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @nv04_fb_ctor], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @nv04_fb_ctor(ptr noundef %0, ptr noundef %1, ptr noundef %2, ptr nocapture readnone %3, i32 %4, ptr nocapture noundef writeonly %5) #0 { %7 = alloca ptr, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %7) #3 %8 = call i32 @nouveau_fb_create(ptr noundef %0, ptr noundef %1, ptr noundef %2, ptr noundef nonnull %7) #3 %9 = load ptr, ptr %7, align 8, !tbaa !6 %10 = call ptr @nv_object(ptr noundef %9) #3 store ptr %10, ptr %5, align 8, !tbaa !6 %11 = icmp eq i32 %8, 0 br i1 %11, label %12, label %18 12: ; preds = %6 %13 = load i32, ptr @nv04_fb_memtype_valid, align 4, !tbaa !10 %14 = load ptr, ptr %7, align 8, !tbaa !6 %15 = getelementptr inbounds i8, ptr %14, i64 4 store i32 %13, ptr %15, align 4, !tbaa !12 %16 = load i32, ptr @nv04_fb_vram_init, align 4, !tbaa !10 store i32 %16, ptr %14, align 4, !tbaa !16 %17 = call i32 @nouveau_fb_preinit(ptr noundef nonnull %14) #3 br label %18 18: ; preds = %6, %12 %19 = phi i32 [ %17, %12 ], [ %8, %6 ] call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %7) #3 ret i32 %19 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @nouveau_fb_create(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare ptr @nv_object(ptr noundef) local_unnamed_addr #2 declare i32 @nouveau_fb_preinit(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !11, i64 0} !11 = !{!"int", !8, i64 0} !12 = !{!13, !11, i64 4} !13 = !{!"nv04_fb_priv", !14, i64 0} !14 = !{!"TYPE_4__", !15, i64 0, !11, i64 4} !15 = !{!"TYPE_3__", !11, i64 0} !16 = !{!13, !11, i64 0}
fastsocket_kernel_drivers_gpu_drm_nouveau_core_subdev_fb_extr_nv04.c_nv04_fb_ctor
; ModuleID = 'AnghaBench/sqlcipher/src/extr_trigger.c_sqlite3TriggerSelectStep.c' source_filename = "AnghaBench/sqlcipher/src/extr_trigger.c_sqlite3TriggerSelectStep.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_4__ = type { i32, i32, ptr, i32 } @TK_SELECT = dso_local local_unnamed_addr global i32 0, align 4 @OE_Default = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local ptr @sqlite3TriggerSelectStep(ptr noundef %0, ptr noundef %1, ptr noundef %2, ptr noundef %3) local_unnamed_addr #0 { %5 = tail call ptr @sqlite3DbMallocZero(ptr noundef %0, i32 noundef 24) #2 %6 = icmp eq ptr %5, null br i1 %6, label %7, label %9 7: ; preds = %4 %8 = tail call i32 @sqlite3SelectDelete(ptr noundef %0, ptr noundef %1) #2 br label %16 9: ; preds = %4 %10 = load i32, ptr @TK_SELECT, align 4, !tbaa !5 %11 = getelementptr inbounds %struct.TYPE_4__, ptr %5, i64 0, i32 3 store i32 %10, ptr %11, align 8, !tbaa !9 %12 = getelementptr inbounds %struct.TYPE_4__, ptr %5, i64 0, i32 2 store ptr %1, ptr %12, align 8, !tbaa !12 %13 = load i32, ptr @OE_Default, align 4, !tbaa !5 %14 = getelementptr inbounds %struct.TYPE_4__, ptr %5, i64 0, i32 1 store i32 %13, ptr %14, align 4, !tbaa !13 %15 = tail call i32 @triggerSpanDup(ptr noundef %0, ptr noundef %2, ptr noundef %3) #2 store i32 %15, ptr %5, align 8, !tbaa !14 br label %16 16: ; preds = %9, %7 ret ptr %5 } declare ptr @sqlite3DbMallocZero(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @sqlite3SelectDelete(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i32 @triggerSpanDup(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !6, i64 16} !10 = !{!"TYPE_4__", !6, i64 0, !6, i64 4, !11, i64 8, !6, i64 16} !11 = !{!"any pointer", !7, i64 0} !12 = !{!10, !11, i64 8} !13 = !{!10, !6, i64 4} !14 = !{!10, !6, i64 0}
; ModuleID = 'AnghaBench/sqlcipher/src/extr_trigger.c_sqlite3TriggerSelectStep.c' source_filename = "AnghaBench/sqlcipher/src/extr_trigger.c_sqlite3TriggerSelectStep.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @TK_SELECT = common local_unnamed_addr global i32 0, align 4 @OE_Default = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define ptr @sqlite3TriggerSelectStep(ptr noundef %0, ptr noundef %1, ptr noundef %2, ptr noundef %3) local_unnamed_addr #0 { %5 = tail call ptr @sqlite3DbMallocZero(ptr noundef %0, i32 noundef 24) #2 %6 = icmp eq ptr %5, null br i1 %6, label %7, label %9 7: ; preds = %4 %8 = tail call i32 @sqlite3SelectDelete(ptr noundef %0, ptr noundef %1) #2 br label %16 9: ; preds = %4 %10 = load i32, ptr @TK_SELECT, align 4, !tbaa !6 %11 = getelementptr inbounds i8, ptr %5, i64 16 store i32 %10, ptr %11, align 8, !tbaa !10 %12 = getelementptr inbounds i8, ptr %5, i64 8 store ptr %1, ptr %12, align 8, !tbaa !13 %13 = load i32, ptr @OE_Default, align 4, !tbaa !6 %14 = getelementptr inbounds i8, ptr %5, i64 4 store i32 %13, ptr %14, align 4, !tbaa !14 %15 = tail call i32 @triggerSpanDup(ptr noundef %0, ptr noundef %2, ptr noundef %3) #2 store i32 %15, ptr %5, align 8, !tbaa !15 br label %16 16: ; preds = %9, %7 ret ptr %5 } declare ptr @sqlite3DbMallocZero(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @sqlite3SelectDelete(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i32 @triggerSpanDup(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !7, i64 16} !11 = !{!"TYPE_4__", !7, i64 0, !7, i64 4, !12, i64 8, !7, i64 16} !12 = !{!"any pointer", !8, i64 0} !13 = !{!11, !12, i64 8} !14 = !{!11, !7, i64 4} !15 = !{!11, !7, i64 0}
sqlcipher_src_extr_trigger.c_sqlite3TriggerSelectStep
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/block/extr_umem.c_mm_unplug_device.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/block/extr_umem.c_mm_unplug_device.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @mm_unplug_device], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @mm_unplug_device(ptr noundef %0) #0 { %2 = load ptr, ptr %0, align 8, !tbaa !5 %3 = tail call i32 @spin_lock_irqsave(ptr noundef %2, i64 noundef undef) #2 %4 = tail call i64 @blk_remove_plug(ptr noundef nonnull %0) #2 %5 = icmp eq i64 %4, 0 br i1 %5, label %8, label %6 6: ; preds = %1 %7 = tail call i32 @activate(ptr noundef %2) #2 br label %8 8: ; preds = %6, %1 %9 = tail call i32 @spin_unlock_irqrestore(ptr noundef %2, i64 noundef undef) #2 ret void } declare i32 @spin_lock_irqsave(ptr noundef, i64 noundef) local_unnamed_addr #1 declare i64 @blk_remove_plug(ptr noundef) local_unnamed_addr #1 declare i32 @activate(ptr noundef) local_unnamed_addr #1 declare i32 @spin_unlock_irqrestore(ptr noundef, i64 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"request_queue", !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/block/extr_umem.c_mm_unplug_device.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/block/extr_umem.c_mm_unplug_device.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @mm_unplug_device], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @mm_unplug_device(ptr noundef %0) #0 { %2 = load ptr, ptr %0, align 8, !tbaa !6 %3 = tail call i32 @spin_lock_irqsave(ptr noundef %2, i64 noundef undef) #2 %4 = tail call i64 @blk_remove_plug(ptr noundef nonnull %0) #2 %5 = icmp eq i64 %4, 0 br i1 %5, label %8, label %6 6: ; preds = %1 %7 = tail call i32 @activate(ptr noundef %2) #2 br label %8 8: ; preds = %6, %1 %9 = tail call i32 @spin_unlock_irqrestore(ptr noundef %2, i64 noundef undef) #2 ret void } declare i32 @spin_lock_irqsave(ptr noundef, i64 noundef) local_unnamed_addr #1 declare i64 @blk_remove_plug(ptr noundef) local_unnamed_addr #1 declare i32 @activate(ptr noundef) local_unnamed_addr #1 declare i32 @spin_unlock_irqrestore(ptr noundef, i64 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"request_queue", !8, i64 0} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"}
fastsocket_kernel_drivers_block_extr_umem.c_mm_unplug_device
; ModuleID = 'AnghaBench/freebsd/crypto/openssl/crypto/x509/extr_x509_vpm.c_X509_VERIFY_PARAM_get_inh_flags.c' source_filename = "AnghaBench/freebsd/crypto/openssl/crypto/x509/extr_x509_vpm.c_X509_VERIFY_PARAM_get_inh_flags.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(argmem: read) uwtable define dso_local i32 @X509_VERIFY_PARAM_get_inh_flags(ptr nocapture noundef readonly %0) local_unnamed_addr #0 { %2 = load i32, ptr %0, align 4, !tbaa !5 ret i32 %2 } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(argmem: read) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_3__", !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/freebsd/crypto/openssl/crypto/x509/extr_x509_vpm.c_X509_VERIFY_PARAM_get_inh_flags.c' source_filename = "AnghaBench/freebsd/crypto/openssl/crypto/x509/extr_x509_vpm.c_X509_VERIFY_PARAM_get_inh_flags.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(argmem: read) uwtable(sync) define i32 @X509_VERIFY_PARAM_get_inh_flags(ptr nocapture noundef readonly %0) local_unnamed_addr #0 { %2 = load i32, ptr %0, align 4, !tbaa !6 ret i32 %2 } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(argmem: read) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_3__", !8, i64 0} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"}
freebsd_crypto_openssl_crypto_x509_extr_x509_vpm.c_X509_VERIFY_PARAM_get_inh_flags
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/scsi/extr_fdomain.c_fdomain_16x0_queue.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/scsi/extr_fdomain.c_fdomain_16x0_queue.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.scsi_cmnd = type { ptr, %struct.TYPE_4__, i64, i32 } %struct.TYPE_4__ = type { i32, i64, i64, i64, i64, i64, ptr, i64, ptr } @in_command = dso_local local_unnamed_addr global i64 0, align 8 @.str = private unnamed_addr constant [53 x i8] c"scsi: <fdomain> fdomain_16x0_queue() NOT REENTRANT!\0A\00", align 1 @current_SC = dso_local local_unnamed_addr global ptr null, align 8 @in_arbitration = dso_local local_unnamed_addr global i32 0, align 4 @port_base = dso_local local_unnamed_addr global i64 0, align 8 @Interrupt_Cntl = dso_local local_unnamed_addr global i64 0, align 8 @SCSI_Cntl = dso_local local_unnamed_addr global i64 0, align 8 @adapter_mask = dso_local local_unnamed_addr global i32 0, align 4 @SCSI_Data_NoACK = dso_local local_unnamed_addr global i64 0, align 8 @PARITY_MASK = dso_local local_unnamed_addr global i32 0, align 4 @TMC_Cntl = dso_local local_unnamed_addr global i64 0, align 8 @llvm.compiler.used = appending global [1 x ptr] [ptr @fdomain_16x0_queue], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal noundef i32 @fdomain_16x0_queue(ptr noundef %0, ptr noundef %1) #0 { %3 = load i64, ptr @in_command, align 8, !tbaa !5 %4 = icmp eq i64 %3, 0 br i1 %4, label %7, label %5 5: ; preds = %2 %6 = tail call i32 @panic(ptr noundef nonnull @.str) #3 br label %7 7: ; preds = %5, %2 %8 = tail call i32 (...) @fdomain_make_bus_idle() #3 store ptr %0, ptr @current_SC, align 8, !tbaa !9 store ptr %1, ptr %0, align 8, !tbaa !11 %9 = load ptr, ptr @current_SC, align 8, !tbaa !9 %10 = tail call i32 @scsi_sg_count(ptr noundef %9) #3 %11 = icmp eq i32 %10, 0 %12 = load ptr, ptr @current_SC, align 8, !tbaa !9 br i1 %11, label %29, label %13 13: ; preds = %7 %14 = tail call ptr @scsi_sglist(ptr noundef %12) #3 %15 = load ptr, ptr @current_SC, align 8, !tbaa !9 %16 = getelementptr inbounds %struct.scsi_cmnd, ptr %15, i64 0, i32 1, i32 6 store ptr %14, ptr %16, align 8, !tbaa !15 %17 = tail call ptr @sg_virt(ptr noundef %14) #3 %18 = load ptr, ptr @current_SC, align 8, !tbaa !9 %19 = getelementptr inbounds %struct.scsi_cmnd, ptr %18, i64 0, i32 1, i32 8 store ptr %17, ptr %19, align 8, !tbaa !16 %20 = getelementptr inbounds %struct.scsi_cmnd, ptr %18, i64 0, i32 1, i32 6 %21 = load ptr, ptr %20, align 8, !tbaa !15 %22 = load i64, ptr %21, align 8, !tbaa !17 %23 = getelementptr inbounds %struct.scsi_cmnd, ptr %18, i64 0, i32 1, i32 7 store i64 %22, ptr %23, align 8, !tbaa !19 %24 = tail call i32 @scsi_sg_count(ptr noundef %18) #3 %25 = add nsw i32 %24, -1 %26 = sext i32 %25 to i64 %27 = load ptr, ptr @current_SC, align 8, !tbaa !9 %28 = getelementptr inbounds %struct.scsi_cmnd, ptr %27, i64 0, i32 1, i32 5 store i64 %26, ptr %28, align 8, !tbaa !20 br label %31 29: ; preds = %7 %30 = getelementptr inbounds %struct.scsi_cmnd, ptr %12, i64 0, i32 1, i32 5 tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %30, i8 0, i64 32, i1 false) br label %31 31: ; preds = %29, %13 %32 = phi ptr [ %12, %29 ], [ %27, %13 ] %33 = getelementptr inbounds %struct.scsi_cmnd, ptr %32, i64 0, i32 1, i32 1 tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %33, i8 0, i64 32, i1 false) %34 = load i32, ptr @in_arbitration, align 4, !tbaa !21 %35 = getelementptr inbounds %struct.scsi_cmnd, ptr %32, i64 0, i32 1 store i32 %34, ptr %35, align 8, !tbaa !22 %36 = load i64, ptr @port_base, align 8, !tbaa !5 %37 = load i64, ptr @Interrupt_Cntl, align 8, !tbaa !5 %38 = add nsw i64 %37, %36 %39 = tail call i32 @outb(i32 noundef 0, i64 noundef %38) #3 %40 = load i64, ptr @port_base, align 8, !tbaa !5 %41 = load i64, ptr @SCSI_Cntl, align 8, !tbaa !5 %42 = add nsw i64 %41, %40 %43 = tail call i32 @outb(i32 noundef 0, i64 noundef %42) #3 %44 = load i32, ptr @adapter_mask, align 4, !tbaa !21 %45 = load i64, ptr @port_base, align 8, !tbaa !5 %46 = load i64, ptr @SCSI_Data_NoACK, align 8, !tbaa !5 %47 = add nsw i64 %46, %45 %48 = tail call i32 @outb(i32 noundef %44, i64 noundef %47) #3 %49 = load i64, ptr @in_command, align 8, !tbaa !5 %50 = add nsw i64 %49, 1 store i64 %50, ptr @in_command, align 8, !tbaa !5 %51 = load i64, ptr @port_base, align 8, !tbaa !5 %52 = load i64, ptr @Interrupt_Cntl, align 8, !tbaa !5 %53 = add nsw i64 %52, %51 %54 = tail call i32 @outb(i32 noundef 32, i64 noundef %53) #3 %55 = load i32, ptr @PARITY_MASK, align 4, !tbaa !21 %56 = or i32 %55, 20 %57 = load i64, ptr @port_base, align 8, !tbaa !5 %58 = load i64, ptr @TMC_Cntl, align 8, !tbaa !5 %59 = add nsw i64 %58, %57 %60 = tail call i32 @outb(i32 noundef %56, i64 noundef %59) #3 ret i32 0 } declare i32 @panic(ptr noundef) local_unnamed_addr #1 declare i32 @fdomain_make_bus_idle(...) local_unnamed_addr #1 declare i32 @scsi_sg_count(ptr noundef) local_unnamed_addr #1 declare ptr @scsi_sglist(ptr noundef) local_unnamed_addr #1 declare ptr @sg_virt(ptr noundef) local_unnamed_addr #1 declare i32 @outb(i32 noundef, i64 noundef) local_unnamed_addr #1 ; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write) declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #2 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nocallback nofree nounwind willreturn memory(argmem: write) } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"long", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !10, i64 0} !10 = !{!"any pointer", !7, i64 0} !11 = !{!12, !10, i64 0} !12 = !{!"scsi_cmnd", !10, i64 0, !13, i64 8, !6, i64 80, !14, i64 88} !13 = !{!"TYPE_4__", !14, i64 0, !6, i64 8, !6, i64 16, !6, i64 24, !6, i64 32, !6, i64 40, !10, i64 48, !6, i64 56, !10, i64 64} !14 = !{!"int", !7, i64 0} !15 = !{!12, !10, i64 56} !16 = !{!12, !10, i64 72} !17 = !{!18, !6, i64 0} !18 = !{!"TYPE_5__", !6, i64 0} !19 = !{!12, !6, i64 64} !20 = !{!12, !6, i64 48} !21 = !{!14, !14, i64 0} !22 = !{!12, !14, i64 8}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/scsi/extr_fdomain.c_fdomain_16x0_queue.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/scsi/extr_fdomain.c_fdomain_16x0_queue.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @in_command = common local_unnamed_addr global i64 0, align 8 @.str = private unnamed_addr constant [53 x i8] c"scsi: <fdomain> fdomain_16x0_queue() NOT REENTRANT!\0A\00", align 1 @current_SC = common local_unnamed_addr global ptr null, align 8 @in_arbitration = common local_unnamed_addr global i32 0, align 4 @port_base = common local_unnamed_addr global i64 0, align 8 @Interrupt_Cntl = common local_unnamed_addr global i64 0, align 8 @SCSI_Cntl = common local_unnamed_addr global i64 0, align 8 @adapter_mask = common local_unnamed_addr global i32 0, align 4 @SCSI_Data_NoACK = common local_unnamed_addr global i64 0, align 8 @PARITY_MASK = common local_unnamed_addr global i32 0, align 4 @TMC_Cntl = common local_unnamed_addr global i64 0, align 8 @llvm.used = appending global [1 x ptr] [ptr @fdomain_16x0_queue], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal noundef i32 @fdomain_16x0_queue(ptr noundef %0, ptr noundef %1) #0 { %3 = load i64, ptr @in_command, align 8, !tbaa !6 %4 = icmp eq i64 %3, 0 br i1 %4, label %7, label %5 5: ; preds = %2 %6 = tail call i32 @panic(ptr noundef nonnull @.str) #3 br label %7 7: ; preds = %5, %2 %8 = tail call i32 @fdomain_make_bus_idle() #3 store ptr %0, ptr @current_SC, align 8, !tbaa !10 store ptr %1, ptr %0, align 8, !tbaa !12 %9 = load ptr, ptr @current_SC, align 8, !tbaa !10 %10 = tail call i32 @scsi_sg_count(ptr noundef %9) #3 %11 = icmp eq i32 %10, 0 %12 = load ptr, ptr @current_SC, align 8, !tbaa !10 br i1 %11, label %29, label %13 13: ; preds = %7 %14 = tail call ptr @scsi_sglist(ptr noundef %12) #3 %15 = load ptr, ptr @current_SC, align 8, !tbaa !10 %16 = getelementptr inbounds i8, ptr %15, i64 56 store ptr %14, ptr %16, align 8, !tbaa !16 %17 = tail call ptr @sg_virt(ptr noundef %14) #3 %18 = load ptr, ptr @current_SC, align 8, !tbaa !10 %19 = getelementptr inbounds i8, ptr %18, i64 72 store ptr %17, ptr %19, align 8, !tbaa !17 %20 = getelementptr inbounds i8, ptr %18, i64 56 %21 = load ptr, ptr %20, align 8, !tbaa !16 %22 = load i64, ptr %21, align 8, !tbaa !18 %23 = getelementptr inbounds i8, ptr %18, i64 64 store i64 %22, ptr %23, align 8, !tbaa !20 %24 = tail call i32 @scsi_sg_count(ptr noundef %18) #3 %25 = add nsw i32 %24, -1 %26 = sext i32 %25 to i64 %27 = load ptr, ptr @current_SC, align 8, !tbaa !10 %28 = getelementptr inbounds i8, ptr %27, i64 48 store i64 %26, ptr %28, align 8, !tbaa !21 br label %31 29: ; preds = %7 %30 = getelementptr inbounds i8, ptr %12, i64 48 tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %30, i8 0, i64 32, i1 false) br label %31 31: ; preds = %29, %13 %32 = phi ptr [ %12, %29 ], [ %27, %13 ] %33 = getelementptr inbounds i8, ptr %32, i64 16 tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %33, i8 0, i64 32, i1 false) %34 = load i32, ptr @in_arbitration, align 4, !tbaa !22 %35 = getelementptr inbounds i8, ptr %32, i64 8 store i32 %34, ptr %35, align 8, !tbaa !23 %36 = load i64, ptr @port_base, align 8, !tbaa !6 %37 = load i64, ptr @Interrupt_Cntl, align 8, !tbaa !6 %38 = add nsw i64 %37, %36 %39 = tail call i32 @outb(i32 noundef 0, i64 noundef %38) #3 %40 = load i64, ptr @port_base, align 8, !tbaa !6 %41 = load i64, ptr @SCSI_Cntl, align 8, !tbaa !6 %42 = add nsw i64 %41, %40 %43 = tail call i32 @outb(i32 noundef 0, i64 noundef %42) #3 %44 = load i32, ptr @adapter_mask, align 4, !tbaa !22 %45 = load i64, ptr @port_base, align 8, !tbaa !6 %46 = load i64, ptr @SCSI_Data_NoACK, align 8, !tbaa !6 %47 = add nsw i64 %46, %45 %48 = tail call i32 @outb(i32 noundef %44, i64 noundef %47) #3 %49 = load i64, ptr @in_command, align 8, !tbaa !6 %50 = add nsw i64 %49, 1 store i64 %50, ptr @in_command, align 8, !tbaa !6 %51 = load i64, ptr @port_base, align 8, !tbaa !6 %52 = load i64, ptr @Interrupt_Cntl, align 8, !tbaa !6 %53 = add nsw i64 %52, %51 %54 = tail call i32 @outb(i32 noundef 32, i64 noundef %53) #3 %55 = load i32, ptr @PARITY_MASK, align 4, !tbaa !22 %56 = or i32 %55, 20 %57 = load i64, ptr @port_base, align 8, !tbaa !6 %58 = load i64, ptr @TMC_Cntl, align 8, !tbaa !6 %59 = add nsw i64 %58, %57 %60 = tail call i32 @outb(i32 noundef %56, i64 noundef %59) #3 ret i32 0 } declare i32 @panic(ptr noundef) local_unnamed_addr #1 declare i32 @fdomain_make_bus_idle(...) local_unnamed_addr #1 declare i32 @scsi_sg_count(ptr noundef) local_unnamed_addr #1 declare ptr @scsi_sglist(ptr noundef) local_unnamed_addr #1 declare ptr @sg_virt(ptr noundef) local_unnamed_addr #1 declare i32 @outb(i32 noundef, i64 noundef) local_unnamed_addr #1 ; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write) declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #2 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nocallback nofree nounwind willreturn memory(argmem: write) } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !11, i64 0} !11 = !{!"any pointer", !8, i64 0} !12 = !{!13, !11, i64 0} !13 = !{!"scsi_cmnd", !11, i64 0, !14, i64 8, !7, i64 80, !15, i64 88} !14 = !{!"TYPE_4__", !15, i64 0, !7, i64 8, !7, i64 16, !7, i64 24, !7, i64 32, !7, i64 40, !11, i64 48, !7, i64 56, !11, i64 64} !15 = !{!"int", !8, i64 0} !16 = !{!13, !11, i64 56} !17 = !{!13, !11, i64 72} !18 = !{!19, !7, i64 0} !19 = !{!"TYPE_5__", !7, i64 0} !20 = !{!13, !7, i64 64} !21 = !{!13, !7, i64 48} !22 = !{!15, !15, i64 0} !23 = !{!13, !15, i64 8}
fastsocket_kernel_drivers_scsi_extr_fdomain.c_fdomain_16x0_queue
; ModuleID = 'AnghaBench/linux/sound/core/oss/extr_mulaw.c_snd_pcm_plugin_build_mulaw.c' source_filename = "AnghaBench/linux/sound/core/oss/extr_mulaw.c_snd_pcm_plugin_build_mulaw.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.snd_pcm_plugin_format = type { i64, i64, i64 } %struct.snd_pcm_plugin = type { i32, i64 } @ENXIO = dso_local local_unnamed_addr global i32 0, align 4 @SNDRV_PCM_FORMAT_MU_LAW = dso_local local_unnamed_addr global i64 0, align 8 @mulaw_encode = dso_local local_unnamed_addr global i32 0, align 4 @mulaw_decode = dso_local local_unnamed_addr global i32 0, align 4 @EINVAL = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [27 x i8] c"Mu-Law<->linear conversion\00", align 1 @mulaw_transfer = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local i32 @snd_pcm_plugin_build_mulaw(ptr noundef %0, ptr noundef %1, ptr noundef %2, ptr noundef writeonly %3) local_unnamed_addr #0 { %5 = alloca ptr, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %5) #3 %6 = icmp eq ptr %3, null %7 = zext i1 %6 to i32 %8 = tail call i64 @snd_BUG_ON(i32 noundef %7) #3 %9 = icmp eq i64 %8, 0 br i1 %9, label %13, label %10 10: ; preds = %4 %11 = load i32, ptr @ENXIO, align 4, !tbaa !5 %12 = sub nsw i32 0, %11 br label %74 13: ; preds = %4 store ptr null, ptr %3, align 8, !tbaa !9 %14 = load i64, ptr %1, align 8, !tbaa !11 %15 = load i64, ptr %2, align 8, !tbaa !11 %16 = icmp ne i64 %14, %15 %17 = zext i1 %16 to i32 %18 = tail call i64 @snd_BUG_ON(i32 noundef %17) #3 %19 = icmp eq i64 %18, 0 br i1 %19, label %23, label %20 20: ; preds = %13 %21 = load i32, ptr @ENXIO, align 4, !tbaa !5 %22 = sub nsw i32 0, %21 br label %74 23: ; preds = %13 %24 = getelementptr inbounds %struct.snd_pcm_plugin_format, ptr %1, i64 0, i32 1 %25 = load i64, ptr %24, align 8, !tbaa !14 %26 = getelementptr inbounds %struct.snd_pcm_plugin_format, ptr %2, i64 0, i32 1 %27 = load i64, ptr %26, align 8, !tbaa !14 %28 = icmp ne i64 %25, %27 %29 = zext i1 %28 to i32 %30 = tail call i64 @snd_BUG_ON(i32 noundef %29) #3 %31 = icmp eq i64 %30, 0 br i1 %31, label %35, label %32 32: ; preds = %23 %33 = load i32, ptr @ENXIO, align 4, !tbaa !5 %34 = sub nsw i32 0, %33 br label %74 35: ; preds = %23 %36 = getelementptr inbounds %struct.snd_pcm_plugin_format, ptr %2, i64 0, i32 2 %37 = load i64, ptr %36, align 8, !tbaa !15 %38 = load i64, ptr @SNDRV_PCM_FORMAT_MU_LAW, align 8, !tbaa !16 %39 = icmp eq i64 %37, %38 br i1 %39, label %48, label %40 40: ; preds = %35 %41 = getelementptr inbounds %struct.snd_pcm_plugin_format, ptr %1, i64 0, i32 2 %42 = load i64, ptr %41, align 8, !tbaa !15 %43 = icmp eq i64 %42, %38 br i1 %43, label %48, label %44 44: ; preds = %40 %45 = tail call i32 (...) @snd_BUG() #3 %46 = load i32, ptr @EINVAL, align 4, !tbaa !5 %47 = sub nsw i32 0, %46 br label %74 48: ; preds = %40, %35 %49 = phi ptr [ %1, %35 ], [ %2, %40 ] %50 = phi ptr [ @mulaw_encode, %35 ], [ @mulaw_decode, %40 ] %51 = load i32, ptr %50, align 4, !tbaa !5 %52 = getelementptr inbounds %struct.snd_pcm_plugin_format, ptr %49, i64 0, i32 2 %53 = load i64, ptr %52, align 8, !tbaa !15 %54 = tail call i32 @snd_pcm_format_linear(i64 noundef %53) #3 %55 = icmp eq i32 %54, 0 %56 = zext i1 %55 to i32 %57 = tail call i64 @snd_BUG_ON(i32 noundef %56) #3 %58 = icmp eq i64 %57, 0 br i1 %58, label %62, label %59 59: ; preds = %48 %60 = load i32, ptr @ENXIO, align 4, !tbaa !5 %61 = sub nsw i32 0, %60 br label %74 62: ; preds = %48 %63 = call i32 @snd_pcm_plugin_build(ptr noundef %0, ptr noundef nonnull @.str, ptr noundef nonnull %1, ptr noundef nonnull %2, i32 noundef 4, ptr noundef nonnull %5) #3 %64 = icmp slt i32 %63, 0 br i1 %64, label %74, label %65 65: ; preds = %62 %66 = load ptr, ptr %5, align 8, !tbaa !9 %67 = getelementptr inbounds %struct.snd_pcm_plugin, ptr %66, i64 0, i32 1 %68 = load i64, ptr %67, align 8, !tbaa !17 %69 = inttoptr i64 %68 to ptr store i32 %51, ptr %69, align 4, !tbaa !19 %70 = load i64, ptr %52, align 8, !tbaa !15 %71 = call i32 @init_data(ptr noundef nonnull %69, i64 noundef %70) #3 %72 = load i32, ptr @mulaw_transfer, align 4, !tbaa !5 %73 = load ptr, ptr %5, align 8, !tbaa !9 store i32 %72, ptr %73, align 8, !tbaa !21 store ptr %73, ptr %3, align 8, !tbaa !9 br label %74 74: ; preds = %62, %65, %59, %44, %32, %20, %10 %75 = phi i32 [ %12, %10 ], [ %22, %20 ], [ %34, %32 ], [ %61, %59 ], [ 0, %65 ], [ %47, %44 ], [ %63, %62 ] call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %5) #3 ret i32 %75 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i64 @snd_BUG_ON(i32 noundef) local_unnamed_addr #2 declare i32 @snd_BUG(...) local_unnamed_addr #2 declare i32 @snd_pcm_format_linear(i64 noundef) local_unnamed_addr #2 declare i32 @snd_pcm_plugin_build(ptr noundef, ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @init_data(ptr noundef, i64 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !10, i64 0} !10 = !{!"any pointer", !7, i64 0} !11 = !{!12, !13, i64 0} !12 = !{!"snd_pcm_plugin_format", !13, i64 0, !13, i64 8, !13, i64 16} !13 = !{!"long", !7, i64 0} !14 = !{!12, !13, i64 8} !15 = !{!12, !13, i64 16} !16 = !{!13, !13, i64 0} !17 = !{!18, !13, i64 8} !18 = !{!"snd_pcm_plugin", !6, i64 0, !13, i64 8} !19 = !{!20, !6, i64 0} !20 = !{!"mulaw_priv", !6, i64 0} !21 = !{!18, !6, i64 0}
; ModuleID = 'AnghaBench/linux/sound/core/oss/extr_mulaw.c_snd_pcm_plugin_build_mulaw.c' source_filename = "AnghaBench/linux/sound/core/oss/extr_mulaw.c_snd_pcm_plugin_build_mulaw.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @ENXIO = common local_unnamed_addr global i32 0, align 4 @SNDRV_PCM_FORMAT_MU_LAW = common local_unnamed_addr global i64 0, align 8 @mulaw_encode = common local_unnamed_addr global i32 0, align 4 @mulaw_decode = common local_unnamed_addr global i32 0, align 4 @EINVAL = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [27 x i8] c"Mu-Law<->linear conversion\00", align 1 @mulaw_transfer = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define i32 @snd_pcm_plugin_build_mulaw(ptr noundef %0, ptr noundef %1, ptr noundef %2, ptr noundef writeonly %3) local_unnamed_addr #0 { %5 = alloca ptr, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %5) #3 %6 = icmp eq ptr %3, null %7 = zext i1 %6 to i32 %8 = tail call i64 @snd_BUG_ON(i32 noundef %7) #3 %9 = icmp eq i64 %8, 0 br i1 %9, label %13, label %10 10: ; preds = %4 %11 = load i32, ptr @ENXIO, align 4, !tbaa !6 %12 = sub nsw i32 0, %11 br label %74 13: ; preds = %4 store ptr null, ptr %3, align 8, !tbaa !10 %14 = load i64, ptr %1, align 8, !tbaa !12 %15 = load i64, ptr %2, align 8, !tbaa !12 %16 = icmp ne i64 %14, %15 %17 = zext i1 %16 to i32 %18 = tail call i64 @snd_BUG_ON(i32 noundef %17) #3 %19 = icmp eq i64 %18, 0 br i1 %19, label %23, label %20 20: ; preds = %13 %21 = load i32, ptr @ENXIO, align 4, !tbaa !6 %22 = sub nsw i32 0, %21 br label %74 23: ; preds = %13 %24 = getelementptr inbounds i8, ptr %1, i64 8 %25 = load i64, ptr %24, align 8, !tbaa !15 %26 = getelementptr inbounds i8, ptr %2, i64 8 %27 = load i64, ptr %26, align 8, !tbaa !15 %28 = icmp ne i64 %25, %27 %29 = zext i1 %28 to i32 %30 = tail call i64 @snd_BUG_ON(i32 noundef %29) #3 %31 = icmp eq i64 %30, 0 br i1 %31, label %35, label %32 32: ; preds = %23 %33 = load i32, ptr @ENXIO, align 4, !tbaa !6 %34 = sub nsw i32 0, %33 br label %74 35: ; preds = %23 %36 = getelementptr inbounds i8, ptr %2, i64 16 %37 = load i64, ptr %36, align 8, !tbaa !16 %38 = load i64, ptr @SNDRV_PCM_FORMAT_MU_LAW, align 8, !tbaa !17 %39 = icmp eq i64 %37, %38 br i1 %39, label %48, label %40 40: ; preds = %35 %41 = getelementptr inbounds i8, ptr %1, i64 16 %42 = load i64, ptr %41, align 8, !tbaa !16 %43 = icmp eq i64 %42, %38 br i1 %43, label %48, label %44 44: ; preds = %40 %45 = tail call i32 @snd_BUG() #3 %46 = load i32, ptr @EINVAL, align 4, !tbaa !6 %47 = sub nsw i32 0, %46 br label %74 48: ; preds = %40, %35 %49 = phi ptr [ %1, %35 ], [ %2, %40 ] %50 = phi ptr [ @mulaw_encode, %35 ], [ @mulaw_decode, %40 ] %51 = load i32, ptr %50, align 4, !tbaa !6 %52 = getelementptr inbounds i8, ptr %49, i64 16 %53 = load i64, ptr %52, align 8, !tbaa !16 %54 = tail call i32 @snd_pcm_format_linear(i64 noundef %53) #3 %55 = icmp eq i32 %54, 0 %56 = zext i1 %55 to i32 %57 = tail call i64 @snd_BUG_ON(i32 noundef %56) #3 %58 = icmp eq i64 %57, 0 br i1 %58, label %62, label %59 59: ; preds = %48 %60 = load i32, ptr @ENXIO, align 4, !tbaa !6 %61 = sub nsw i32 0, %60 br label %74 62: ; preds = %48 %63 = call i32 @snd_pcm_plugin_build(ptr noundef %0, ptr noundef nonnull @.str, ptr noundef nonnull %1, ptr noundef nonnull %2, i32 noundef 4, ptr noundef nonnull %5) #3 %64 = icmp slt i32 %63, 0 br i1 %64, label %74, label %65 65: ; preds = %62 %66 = load ptr, ptr %5, align 8, !tbaa !10 %67 = getelementptr inbounds i8, ptr %66, i64 8 %68 = load i64, ptr %67, align 8, !tbaa !18 %69 = inttoptr i64 %68 to ptr store i32 %51, ptr %69, align 4, !tbaa !20 %70 = load i64, ptr %52, align 8, !tbaa !16 %71 = call i32 @init_data(ptr noundef nonnull %69, i64 noundef %70) #3 %72 = load i32, ptr @mulaw_transfer, align 4, !tbaa !6 %73 = load ptr, ptr %5, align 8, !tbaa !10 store i32 %72, ptr %73, align 8, !tbaa !22 store ptr %73, ptr %3, align 8, !tbaa !10 br label %74 74: ; preds = %62, %65, %59, %44, %32, %20, %10 %75 = phi i32 [ %12, %10 ], [ %22, %20 ], [ %34, %32 ], [ %61, %59 ], [ 0, %65 ], [ %47, %44 ], [ %63, %62 ] call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %5) #3 ret i32 %75 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i64 @snd_BUG_ON(i32 noundef) local_unnamed_addr #2 declare i32 @snd_BUG(...) local_unnamed_addr #2 declare i32 @snd_pcm_format_linear(i64 noundef) local_unnamed_addr #2 declare i32 @snd_pcm_plugin_build(ptr noundef, ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @init_data(ptr noundef, i64 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !11, i64 0} !11 = !{!"any pointer", !8, i64 0} !12 = !{!13, !14, i64 0} !13 = !{!"snd_pcm_plugin_format", !14, i64 0, !14, i64 8, !14, i64 16} !14 = !{!"long", !8, i64 0} !15 = !{!13, !14, i64 8} !16 = !{!13, !14, i64 16} !17 = !{!14, !14, i64 0} !18 = !{!19, !14, i64 8} !19 = !{!"snd_pcm_plugin", !7, i64 0, !14, i64 8} !20 = !{!21, !7, i64 0} !21 = !{!"mulaw_priv", !7, i64 0} !22 = !{!19, !7, i64 0}
linux_sound_core_oss_extr_mulaw.c_snd_pcm_plugin_build_mulaw
; ModuleID = 'AnghaBench/fastsocket/kernel/sound/pci/trident/extr_trident_main.c_snd_trident_pcm_rvol_control_info.c' source_filename = "AnghaBench/fastsocket/kernel/sound/pci/trident/extr_trident_main.c_snd_trident_pcm_rvol_control_info.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.snd_ctl_elem_info = type { i32, %struct.TYPE_4__, i32 } %struct.TYPE_4__ = type { %struct.TYPE_3__ } %struct.TYPE_3__ = type { i32, i64 } @SNDRV_CTL_ELEM_TYPE_INTEGER = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @snd_trident_pcm_rvol_control_info], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(read, argmem: write, inaccessiblemem: none) uwtable define internal noundef i32 @snd_trident_pcm_rvol_control_info(ptr nocapture readnone %0, ptr nocapture noundef writeonly %1) #0 { %3 = load i32, ptr @SNDRV_CTL_ELEM_TYPE_INTEGER, align 4, !tbaa !5 %4 = getelementptr inbounds %struct.snd_ctl_elem_info, ptr %1, i64 0, i32 2 store i32 %3, ptr %4, align 8, !tbaa !9 store i32 1, ptr %1, align 8, !tbaa !14 %5 = getelementptr inbounds %struct.snd_ctl_elem_info, ptr %1, i64 0, i32 1 %6 = getelementptr inbounds %struct.snd_ctl_elem_info, ptr %1, i64 0, i32 1, i32 0, i32 1 store i64 0, ptr %6, align 8, !tbaa !15 store i32 127, ptr %5, align 8, !tbaa !16 ret i32 0 } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(read, argmem: write, inaccessiblemem: none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !6, i64 24} !10 = !{!"snd_ctl_elem_info", !6, i64 0, !11, i64 8, !6, i64 24} !11 = !{!"TYPE_4__", !12, i64 0} !12 = !{!"TYPE_3__", !6, i64 0, !13, i64 8} !13 = !{!"long", !7, i64 0} !14 = !{!10, !6, i64 0} !15 = !{!10, !13, i64 16} !16 = !{!10, !6, i64 8}
; ModuleID = 'AnghaBench/fastsocket/kernel/sound/pci/trident/extr_trident_main.c_snd_trident_pcm_rvol_control_info.c' source_filename = "AnghaBench/fastsocket/kernel/sound/pci/trident/extr_trident_main.c_snd_trident_pcm_rvol_control_info.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @SNDRV_CTL_ELEM_TYPE_INTEGER = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @snd_trident_pcm_rvol_control_info], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, argmem: write, inaccessiblemem: none) uwtable(sync) define internal noundef i32 @snd_trident_pcm_rvol_control_info(ptr nocapture readnone %0, ptr nocapture noundef writeonly %1) #0 { %3 = load i32, ptr @SNDRV_CTL_ELEM_TYPE_INTEGER, align 4, !tbaa !6 %4 = getelementptr inbounds i8, ptr %1, i64 24 store i32 %3, ptr %4, align 8, !tbaa !10 store i32 1, ptr %1, align 8, !tbaa !15 %5 = getelementptr inbounds i8, ptr %1, i64 8 %6 = getelementptr inbounds i8, ptr %1, i64 16 store i64 0, ptr %6, align 8, !tbaa !16 store i32 127, ptr %5, align 8, !tbaa !17 ret i32 0 } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, argmem: write, inaccessiblemem: none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !7, i64 24} !11 = !{!"snd_ctl_elem_info", !7, i64 0, !12, i64 8, !7, i64 24} !12 = !{!"TYPE_4__", !13, i64 0} !13 = !{!"TYPE_3__", !7, i64 0, !14, i64 8} !14 = !{!"long", !8, i64 0} !15 = !{!11, !7, i64 0} !16 = !{!11, !14, i64 16} !17 = !{!11, !7, i64 8}
fastsocket_kernel_sound_pci_trident_extr_trident_main.c_snd_trident_pcm_rvol_control_info
; ModuleID = 'AnghaBench/freebsd/sys/dev/safe/extr_safe.c_safe_dmamap_uniform.c' source_filename = "AnghaBench/freebsd/sys/dev/safe/extr_safe.c_safe_dmamap_uniform.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.safe_operand = type { i64, ptr } %struct.TYPE_2__ = type { i32 } @SAFE_MAX_DSIZE = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @safe_dmamap_uniform], section "llvm.metadata" ; Function Attrs: nofree norecurse nosync nounwind memory(read, inaccessiblemem: none) uwtable define internal i32 @safe_dmamap_uniform(ptr nocapture noundef readonly %0) #0 { %2 = load i64, ptr %0, align 8, !tbaa !5 %3 = icmp sgt i64 %2, 0 br i1 %3, label %4, label %23 4: ; preds = %1 %5 = add nsw i64 %2, -1 %6 = icmp eq i64 %5, 0 br i1 %6, label %23, label %7 7: ; preds = %4 %8 = getelementptr inbounds %struct.safe_operand, ptr %0, i64 0, i32 1 %9 = load ptr, ptr %8, align 8, !tbaa !11 %10 = load i32, ptr @SAFE_MAX_DSIZE, align 4, !tbaa !12 br label %11 11: ; preds = %7, %18 %12 = phi i64 [ 0, %7 ], [ %21, %18 ] %13 = phi i32 [ 1, %7 ], [ %20, %18 ] %14 = getelementptr inbounds %struct.TYPE_2__, ptr %9, i64 %12 %15 = load i32, ptr %14, align 4, !tbaa !14 %16 = srem i32 %15, %10 %17 = icmp eq i32 %16, 0 br i1 %17, label %18, label %23 18: ; preds = %11 %19 = icmp eq i32 %15, %10 %20 = select i1 %19, i32 %13, i32 2 %21 = add nuw i64 %12, 1 %22 = icmp eq i64 %21, %5 br i1 %22, label %23, label %11, !llvm.loop !16 23: ; preds = %18, %11, %4, %1 %24 = phi i32 [ 1, %1 ], [ 1, %4 ], [ %20, %18 ], [ 0, %11 ] ret i32 %24 } attributes #0 = { nofree norecurse nosync nounwind memory(read, inaccessiblemem: none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"safe_operand", !7, i64 0, !10, i64 8} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!6, !10, i64 8} !12 = !{!13, !13, i64 0} !13 = !{!"int", !8, i64 0} !14 = !{!15, !13, i64 0} !15 = !{!"TYPE_2__", !13, i64 0} !16 = distinct !{!16, !17} !17 = !{!"llvm.loop.mustprogress"}
; ModuleID = 'AnghaBench/freebsd/sys/dev/safe/extr_safe.c_safe_dmamap_uniform.c' source_filename = "AnghaBench/freebsd/sys/dev/safe/extr_safe.c_safe_dmamap_uniform.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.TYPE_2__ = type { i32 } @SAFE_MAX_DSIZE = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @safe_dmamap_uniform], section "llvm.metadata" ; Function Attrs: nofree norecurse nosync nounwind ssp memory(read, inaccessiblemem: none) uwtable(sync) define internal range(i32 0, 3) i32 @safe_dmamap_uniform(ptr nocapture noundef readonly %0) #0 { %2 = load i64, ptr %0, align 8, !tbaa !6 %3 = icmp sgt i64 %2, 0 br i1 %3, label %4, label %23 4: ; preds = %1 %5 = add nsw i64 %2, -1 %6 = icmp eq i64 %5, 0 br i1 %6, label %23, label %7 7: ; preds = %4 %8 = getelementptr inbounds i8, ptr %0, i64 8 %9 = load ptr, ptr %8, align 8, !tbaa !12 %10 = load i32, ptr @SAFE_MAX_DSIZE, align 4, !tbaa !13 br label %11 11: ; preds = %7, %18 %12 = phi i64 [ 0, %7 ], [ %21, %18 ] %13 = phi i32 [ 1, %7 ], [ %20, %18 ] %14 = getelementptr inbounds %struct.TYPE_2__, ptr %9, i64 %12 %15 = load i32, ptr %14, align 4, !tbaa !15 %16 = srem i32 %15, %10 %17 = icmp eq i32 %16, 0 br i1 %17, label %18, label %23 18: ; preds = %11 %19 = icmp eq i32 %15, %10 %20 = select i1 %19, i32 %13, i32 2 %21 = add nuw i64 %12, 1 %22 = icmp eq i64 %21, %5 br i1 %22, label %23, label %11, !llvm.loop !17 23: ; preds = %11, %18, %4, %1 %24 = phi i32 [ 1, %1 ], [ 1, %4 ], [ 0, %11 ], [ %20, %18 ] ret i32 %24 } attributes #0 = { nofree norecurse nosync nounwind ssp memory(read, inaccessiblemem: none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"safe_operand", !8, i64 0, !11, i64 8} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!7, !11, i64 8} !13 = !{!14, !14, i64 0} !14 = !{!"int", !9, i64 0} !15 = !{!16, !14, i64 0} !16 = !{!"TYPE_2__", !14, i64 0} !17 = distinct !{!17, !18} !18 = !{!"llvm.loop.mustprogress"}
freebsd_sys_dev_safe_extr_safe.c_safe_dmamap_uniform
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/media/video/cx88/extr_cx88-blackbird.c_vidioc_g_fmt_vid_cap.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/media/video/cx88/extr_cx88-blackbird.c_vidioc_g_fmt_vid_cap.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.cx8802_fh = type { %struct.TYPE_6__, ptr } %struct.TYPE_6__ = type { i32 } %struct.TYPE_4__ = type { i32, i32, i32, i32, i64, i64, i32 } %struct.cx8802_dev = type { i32, i32, i32, i32 } @V4L2_PIX_FMT_MPEG = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [35 x i8] c"VIDIOC_G_FMT: w: %d, h: %d, f: %d\0A\00", align 1 @llvm.compiler.used = appending global [1 x ptr] [ptr @vidioc_g_fmt_vid_cap], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal noundef i32 @vidioc_g_fmt_vid_cap(ptr nocapture readnone %0, ptr nocapture noundef readonly %1, ptr nocapture noundef writeonly %2) #0 { %4 = getelementptr inbounds %struct.cx8802_fh, ptr %1, i64 0, i32 1 %5 = load ptr, ptr %4, align 8, !tbaa !5 %6 = load i32, ptr @V4L2_PIX_FMT_MPEG, align 4, !tbaa !12 %7 = getelementptr inbounds %struct.TYPE_4__, ptr %2, i64 0, i32 6 store i32 %6, ptr %7, align 8, !tbaa !13 %8 = getelementptr inbounds %struct.TYPE_4__, ptr %2, i64 0, i32 5 store i64 0, ptr %8, align 8, !tbaa !18 %9 = load i32, ptr %5, align 4, !tbaa !19 %10 = getelementptr inbounds %struct.cx8802_dev, ptr %5, i64 0, i32 1 %11 = load i32, ptr %10, align 4, !tbaa !21 %12 = mul nsw i32 %11, %9 store i32 %12, ptr %2, align 8, !tbaa !22 %13 = getelementptr inbounds %struct.TYPE_4__, ptr %2, i64 0, i32 4 store i64 0, ptr %13, align 8, !tbaa !23 %14 = getelementptr inbounds %struct.cx8802_dev, ptr %5, i64 0, i32 3 %15 = load i32, ptr %14, align 4, !tbaa !24 %16 = getelementptr inbounds %struct.TYPE_4__, ptr %2, i64 0, i32 3 store i32 %15, ptr %16, align 4, !tbaa !25 %17 = getelementptr inbounds %struct.cx8802_dev, ptr %5, i64 0, i32 2 %18 = load i32, ptr %17, align 4, !tbaa !26 %19 = getelementptr inbounds %struct.TYPE_4__, ptr %2, i64 0, i32 2 store i32 %18, ptr %19, align 8, !tbaa !27 %20 = load i32, ptr %1, align 8, !tbaa !28 %21 = getelementptr inbounds %struct.TYPE_4__, ptr %2, i64 0, i32 1 store i32 %20, ptr %21, align 4, !tbaa !29 %22 = tail call i32 @dprintk(i32 noundef 0, ptr noundef nonnull @.str, i32 noundef %15, i32 noundef %18, i32 noundef %20) #2 ret i32 0 } declare i32 @dprintk(i32 noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !11, i64 8} !6 = !{!"cx8802_fh", !7, i64 0, !11, i64 8} !7 = !{!"TYPE_6__", !8, i64 0} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!8, !8, i64 0} !13 = !{!14, !8, i64 32} !14 = !{!"v4l2_format", !15, i64 0} !15 = !{!"TYPE_5__", !16, i64 0} !16 = !{!"TYPE_4__", !8, i64 0, !8, i64 4, !8, i64 8, !8, i64 12, !17, i64 16, !17, i64 24, !8, i64 32} !17 = !{!"long", !9, i64 0} !18 = !{!14, !17, i64 24} !19 = !{!20, !8, i64 0} !20 = !{!"cx8802_dev", !8, i64 0, !8, i64 4, !8, i64 8, !8, i64 12} !21 = !{!20, !8, i64 4} !22 = !{!14, !8, i64 0} !23 = !{!14, !17, i64 16} !24 = !{!20, !8, i64 12} !25 = !{!14, !8, i64 12} !26 = !{!20, !8, i64 8} !27 = !{!14, !8, i64 8} !28 = !{!6, !8, i64 0} !29 = !{!14, !8, i64 4}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/media/video/cx88/extr_cx88-blackbird.c_vidioc_g_fmt_vid_cap.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/media/video/cx88/extr_cx88-blackbird.c_vidioc_g_fmt_vid_cap.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @V4L2_PIX_FMT_MPEG = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [35 x i8] c"VIDIOC_G_FMT: w: %d, h: %d, f: %d\0A\00", align 1 @llvm.used = appending global [1 x ptr] [ptr @vidioc_g_fmt_vid_cap], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal noundef i32 @vidioc_g_fmt_vid_cap(ptr nocapture readnone %0, ptr nocapture noundef readonly %1, ptr nocapture noundef writeonly %2) #0 { %4 = getelementptr inbounds i8, ptr %1, i64 8 %5 = load ptr, ptr %4, align 8, !tbaa !6 %6 = load i32, ptr @V4L2_PIX_FMT_MPEG, align 4, !tbaa !13 %7 = getelementptr inbounds i8, ptr %2, i64 32 store i32 %6, ptr %7, align 8, !tbaa !14 %8 = load i32, ptr %5, align 4, !tbaa !19 %9 = getelementptr inbounds i8, ptr %5, i64 4 %10 = load i32, ptr %9, align 4, !tbaa !21 %11 = mul nsw i32 %10, %8 store i32 %11, ptr %2, align 8, !tbaa !22 %12 = getelementptr inbounds i8, ptr %2, i64 16 store <2 x i64> zeroinitializer, ptr %12, align 8, !tbaa !23 %13 = getelementptr inbounds i8, ptr %5, i64 12 %14 = load i32, ptr %13, align 4, !tbaa !24 %15 = getelementptr inbounds i8, ptr %2, i64 12 store i32 %14, ptr %15, align 4, !tbaa !25 %16 = getelementptr inbounds i8, ptr %5, i64 8 %17 = load i32, ptr %16, align 4, !tbaa !26 %18 = getelementptr inbounds i8, ptr %2, i64 8 store i32 %17, ptr %18, align 8, !tbaa !27 %19 = load i32, ptr %1, align 8, !tbaa !28 %20 = getelementptr inbounds i8, ptr %2, i64 4 store i32 %19, ptr %20, align 4, !tbaa !29 %21 = tail call i32 @dprintk(i32 noundef 0, ptr noundef nonnull @.str, i32 noundef %14, i32 noundef %17, i32 noundef %19) #2 ret i32 0 } declare i32 @dprintk(i32 noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !12, i64 8} !7 = !{!"cx8802_fh", !8, i64 0, !12, i64 8} !8 = !{!"TYPE_6__", !9, i64 0} !9 = !{!"int", !10, i64 0} !10 = !{!"omnipotent char", !11, i64 0} !11 = !{!"Simple C/C++ TBAA"} !12 = !{!"any pointer", !10, i64 0} !13 = !{!9, !9, i64 0} !14 = !{!15, !9, i64 32} !15 = !{!"v4l2_format", !16, i64 0} !16 = !{!"TYPE_5__", !17, i64 0} !17 = !{!"TYPE_4__", !9, i64 0, !9, i64 4, !9, i64 8, !9, i64 12, !18, i64 16, !18, i64 24, !9, i64 32} !18 = !{!"long", !10, i64 0} !19 = !{!20, !9, i64 0} !20 = !{!"cx8802_dev", !9, i64 0, !9, i64 4, !9, i64 8, !9, i64 12} !21 = !{!20, !9, i64 4} !22 = !{!15, !9, i64 0} !23 = !{!18, !18, i64 0} !24 = !{!20, !9, i64 12} !25 = !{!15, !9, i64 12} !26 = !{!20, !9, i64 8} !27 = !{!15, !9, i64 8} !28 = !{!7, !9, i64 0} !29 = !{!15, !9, i64 4}
fastsocket_kernel_drivers_media_video_cx88_extr_cx88-blackbird.c_vidioc_g_fmt_vid_cap
; ModuleID = 'AnghaBench/FFmpeg/libavformat/extr_avisynth.c_avisynth_create_stream.c' source_filename = "AnghaBench/FFmpeg/libavformat/extr_avisynth.c_avisynth_create_stream.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @AVERROR_UNKNOWN = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @avisynth_create_stream], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @avisynth_create_stream(ptr noundef %0) #0 { %2 = load ptr, ptr %0, align 8, !tbaa !5 %3 = load i32, ptr %2, align 4, !tbaa !10 %4 = tail call i64 @avs_has_video(i32 noundef %3) #2 %5 = icmp eq i64 %4, 0 br i1 %5, label %14, label %6 6: ; preds = %1 %7 = tail call ptr @avformat_new_stream(ptr noundef nonnull %0, ptr noundef null) #2 %8 = icmp eq ptr %7, null br i1 %8, label %9, label %11 9: ; preds = %6 %10 = load i32, ptr @AVERROR_UNKNOWN, align 4, !tbaa !13 br label %28 11: ; preds = %6 store i32 0, ptr %7, align 4, !tbaa !14 %12 = tail call i32 @avisynth_create_stream_video(ptr noundef nonnull %0, ptr noundef nonnull %7) #2 %13 = icmp eq i32 %12, 0 br i1 %13, label %14, label %28 14: ; preds = %11, %1 %15 = phi i32 [ 1, %11 ], [ 0, %1 ] %16 = load i32, ptr %2, align 4, !tbaa !10 %17 = tail call i64 @avs_has_audio(i32 noundef %16) #2 %18 = icmp eq i64 %17, 0 br i1 %18, label %27, label %19 19: ; preds = %14 %20 = tail call ptr @avformat_new_stream(ptr noundef nonnull %0, ptr noundef null) #2 %21 = icmp eq ptr %20, null br i1 %21, label %22, label %24 22: ; preds = %19 %23 = load i32, ptr @AVERROR_UNKNOWN, align 4, !tbaa !13 br label %28 24: ; preds = %19 store i32 %15, ptr %20, align 4, !tbaa !14 %25 = tail call i32 @avisynth_create_stream_audio(ptr noundef nonnull %0, ptr noundef nonnull %20) #2 %26 = icmp eq i32 %25, 0 br i1 %26, label %27, label %28 27: ; preds = %24, %14 br label %28 28: ; preds = %24, %11, %27, %22, %9 %29 = phi i32 [ 0, %27 ], [ %23, %22 ], [ %10, %9 ], [ %12, %11 ], [ %25, %24 ] ret i32 %29 } declare i64 @avs_has_video(i32 noundef) local_unnamed_addr #1 declare ptr @avformat_new_stream(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i32 @avisynth_create_stream_video(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i64 @avs_has_audio(i32 noundef) local_unnamed_addr #1 declare i32 @avisynth_create_stream_audio(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_13__", !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !12, i64 0} !11 = !{!"TYPE_11__", !12, i64 0} !12 = !{!"int", !8, i64 0} !13 = !{!12, !12, i64 0} !14 = !{!15, !12, i64 0} !15 = !{!"TYPE_12__", !12, i64 0}
; ModuleID = 'AnghaBench/FFmpeg/libavformat/extr_avisynth.c_avisynth_create_stream.c' source_filename = "AnghaBench/FFmpeg/libavformat/extr_avisynth.c_avisynth_create_stream.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @AVERROR_UNKNOWN = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @avisynth_create_stream], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @avisynth_create_stream(ptr noundef %0) #0 { %2 = load ptr, ptr %0, align 8, !tbaa !6 %3 = load i32, ptr %2, align 4, !tbaa !11 %4 = tail call i64 @avs_has_video(i32 noundef %3) #2 %5 = icmp eq i64 %4, 0 br i1 %5, label %14, label %6 6: ; preds = %1 %7 = tail call ptr @avformat_new_stream(ptr noundef nonnull %0, ptr noundef null) #2 %8 = icmp eq ptr %7, null br i1 %8, label %9, label %11 9: ; preds = %6 %10 = load i32, ptr @AVERROR_UNKNOWN, align 4, !tbaa !14 br label %28 11: ; preds = %6 store i32 0, ptr %7, align 4, !tbaa !15 %12 = tail call i32 @avisynth_create_stream_video(ptr noundef nonnull %0, ptr noundef nonnull %7) #2 %13 = icmp eq i32 %12, 0 br i1 %13, label %14, label %28 14: ; preds = %11, %1 %15 = phi i32 [ 1, %11 ], [ 0, %1 ] %16 = load i32, ptr %2, align 4, !tbaa !11 %17 = tail call i64 @avs_has_audio(i32 noundef %16) #2 %18 = icmp eq i64 %17, 0 br i1 %18, label %27, label %19 19: ; preds = %14 %20 = tail call ptr @avformat_new_stream(ptr noundef nonnull %0, ptr noundef null) #2 %21 = icmp eq ptr %20, null br i1 %21, label %22, label %24 22: ; preds = %19 %23 = load i32, ptr @AVERROR_UNKNOWN, align 4, !tbaa !14 br label %28 24: ; preds = %19 store i32 %15, ptr %20, align 4, !tbaa !15 %25 = tail call i32 @avisynth_create_stream_audio(ptr noundef nonnull %0, ptr noundef nonnull %20) #2 %26 = icmp eq i32 %25, 0 br i1 %26, label %27, label %28 27: ; preds = %24, %14 br label %28 28: ; preds = %24, %11, %27, %22, %9 %29 = phi i32 [ 0, %27 ], [ %23, %22 ], [ %10, %9 ], [ %12, %11 ], [ %25, %24 ] ret i32 %29 } declare i64 @avs_has_video(i32 noundef) local_unnamed_addr #1 declare ptr @avformat_new_stream(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i32 @avisynth_create_stream_video(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i64 @avs_has_audio(i32 noundef) local_unnamed_addr #1 declare i32 @avisynth_create_stream_audio(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_13__", !8, i64 0} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !13, i64 0} !12 = !{!"TYPE_11__", !13, i64 0} !13 = !{!"int", !9, i64 0} !14 = !{!13, !13, i64 0} !15 = !{!16, !13, i64 0} !16 = !{!"TYPE_12__", !13, i64 0}
FFmpeg_libavformat_extr_avisynth.c_avisynth_create_stream
; ModuleID = 'AnghaBench/linux/drivers/iio/accel/extr_hid-sensor-accel-3d.c_hid_accel_3d_remove.c' source_filename = "AnghaBench/linux/drivers/iio/accel/extr_hid-sensor-accel-3d.c_hid_accel_3d_remove.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @hid_accel_3d_remove], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal noundef i32 @hid_accel_3d_remove(ptr noundef %0) #0 { %2 = load ptr, ptr %0, align 8, !tbaa !5 %3 = tail call ptr @platform_get_drvdata(ptr noundef nonnull %0) #2 %4 = tail call ptr @iio_priv(ptr noundef %3) #2 %5 = load i32, ptr %2, align 4, !tbaa !11 %6 = tail call i32 @sensor_hub_remove_callback(ptr noundef nonnull %2, i32 noundef %5) #2 %7 = tail call i32 @iio_device_unregister(ptr noundef %3) #2 %8 = tail call i32 @hid_sensor_remove_trigger(ptr noundef %4) #2 %9 = tail call i32 @iio_triggered_buffer_cleanup(ptr noundef %3) #2 %10 = load i32, ptr %3, align 4, !tbaa !14 %11 = tail call i32 @kfree(i32 noundef %10) #2 ret i32 0 } declare ptr @platform_get_drvdata(ptr noundef) local_unnamed_addr #1 declare ptr @iio_priv(ptr noundef) local_unnamed_addr #1 declare i32 @sensor_hub_remove_callback(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @iio_device_unregister(ptr noundef) local_unnamed_addr #1 declare i32 @hid_sensor_remove_trigger(ptr noundef) local_unnamed_addr #1 declare i32 @iio_triggered_buffer_cleanup(ptr noundef) local_unnamed_addr #1 declare i32 @kfree(i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !8, i64 0} !6 = !{!"platform_device", !7, i64 0} !7 = !{!"TYPE_2__", !8, i64 0} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !13, i64 0} !12 = !{!"hid_sensor_hub_device", !13, i64 0} !13 = !{!"int", !9, i64 0} !14 = !{!15, !13, i64 0} !15 = !{!"iio_dev", !13, i64 0}
; ModuleID = 'AnghaBench/linux/drivers/iio/accel/extr_hid-sensor-accel-3d.c_hid_accel_3d_remove.c' source_filename = "AnghaBench/linux/drivers/iio/accel/extr_hid-sensor-accel-3d.c_hid_accel_3d_remove.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @hid_accel_3d_remove], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal noundef i32 @hid_accel_3d_remove(ptr noundef %0) #0 { %2 = load ptr, ptr %0, align 8, !tbaa !6 %3 = tail call ptr @platform_get_drvdata(ptr noundef nonnull %0) #2 %4 = tail call ptr @iio_priv(ptr noundef %3) #2 %5 = load i32, ptr %2, align 4, !tbaa !12 %6 = tail call i32 @sensor_hub_remove_callback(ptr noundef nonnull %2, i32 noundef %5) #2 %7 = tail call i32 @iio_device_unregister(ptr noundef %3) #2 %8 = tail call i32 @hid_sensor_remove_trigger(ptr noundef %4) #2 %9 = tail call i32 @iio_triggered_buffer_cleanup(ptr noundef %3) #2 %10 = load i32, ptr %3, align 4, !tbaa !15 %11 = tail call i32 @kfree(i32 noundef %10) #2 ret i32 0 } declare ptr @platform_get_drvdata(ptr noundef) local_unnamed_addr #1 declare ptr @iio_priv(ptr noundef) local_unnamed_addr #1 declare i32 @sensor_hub_remove_callback(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @iio_device_unregister(ptr noundef) local_unnamed_addr #1 declare i32 @hid_sensor_remove_trigger(ptr noundef) local_unnamed_addr #1 declare i32 @iio_triggered_buffer_cleanup(ptr noundef) local_unnamed_addr #1 declare i32 @kfree(i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !9, i64 0} !7 = !{!"platform_device", !8, i64 0} !8 = !{!"TYPE_2__", !9, i64 0} !9 = !{!"any pointer", !10, i64 0} !10 = !{!"omnipotent char", !11, i64 0} !11 = !{!"Simple C/C++ TBAA"} !12 = !{!13, !14, i64 0} !13 = !{!"hid_sensor_hub_device", !14, i64 0} !14 = !{!"int", !10, i64 0} !15 = !{!16, !14, i64 0} !16 = !{!"iio_dev", !14, i64 0}
linux_drivers_iio_accel_extr_hid-sensor-accel-3d.c_hid_accel_3d_remove
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/gpu/drm/nouveau/extr_nouveau_acpi.c_nouveau_dsm_set_discrete_state.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/gpu/drm/nouveau/extr_nouveau_acpi.c_nouveau_dsm_set_discrete_state.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @VGA_SWITCHEROO_ON = dso_local local_unnamed_addr global i32 0, align 4 @NOUVEAU_DSM_POWER_SPEED = dso_local local_unnamed_addr global i32 0, align 4 @NOUVEAU_DSM_POWER_STAMINA = dso_local local_unnamed_addr global i32 0, align 4 @NOUVEAU_DSM_POWER = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @nouveau_dsm_set_discrete_state], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal noundef i32 @nouveau_dsm_set_discrete_state(i32 noundef %0, i32 noundef %1) #0 { %3 = load i32, ptr @VGA_SWITCHEROO_ON, align 4, !tbaa !5 %4 = icmp eq i32 %3, %1 %5 = load i32, ptr @NOUVEAU_DSM_POWER_SPEED, align 4 %6 = load i32, ptr @NOUVEAU_DSM_POWER_STAMINA, align 4 %7 = select i1 %4, i32 %5, i32 %6 %8 = load i32, ptr @NOUVEAU_DSM_POWER, align 4, !tbaa !5 %9 = tail call i32 @nouveau_dsm(i32 noundef %0, i32 noundef %8, i32 noundef %7, ptr noundef null) #2 ret i32 0 } declare i32 @nouveau_dsm(i32 noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/gpu/drm/nouveau/extr_nouveau_acpi.c_nouveau_dsm_set_discrete_state.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/gpu/drm/nouveau/extr_nouveau_acpi.c_nouveau_dsm_set_discrete_state.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @VGA_SWITCHEROO_ON = common local_unnamed_addr global i32 0, align 4 @NOUVEAU_DSM_POWER_SPEED = common local_unnamed_addr global i32 0, align 4 @NOUVEAU_DSM_POWER_STAMINA = common local_unnamed_addr global i32 0, align 4 @NOUVEAU_DSM_POWER = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @nouveau_dsm_set_discrete_state], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal noundef i32 @nouveau_dsm_set_discrete_state(i32 noundef %0, i32 noundef %1) #0 { %3 = load i32, ptr @VGA_SWITCHEROO_ON, align 4, !tbaa !6 %4 = icmp eq i32 %3, %1 %5 = load i32, ptr @NOUVEAU_DSM_POWER_SPEED, align 4 %6 = load i32, ptr @NOUVEAU_DSM_POWER_STAMINA, align 4 %7 = select i1 %4, i32 %5, i32 %6 %8 = load i32, ptr @NOUVEAU_DSM_POWER, align 4, !tbaa !6 %9 = tail call i32 @nouveau_dsm(i32 noundef %0, i32 noundef %8, i32 noundef %7, ptr noundef null) #2 ret i32 0 } declare i32 @nouveau_dsm(i32 noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
fastsocket_kernel_drivers_gpu_drm_nouveau_extr_nouveau_acpi.c_nouveau_dsm_set_discrete_state
; ModuleID = 'AnghaBench/vim.js/src/extr_gui_mac.c_gui_mch_haskey.c' source_filename = "AnghaBench/vim.js/src/extr_gui_mac.c_gui_mch_haskey.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_2__ = type { i64, i64, i64 } @special_keys = dso_local local_unnamed_addr global ptr null, align 8 @OK = dso_local local_unnamed_addr global i32 0, align 4 @FAIL = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nofree norecurse nosync nounwind memory(read, inaccessiblemem: none) uwtable define dso_local i32 @gui_mch_haskey(ptr nocapture noundef readonly %0) local_unnamed_addr #0 { %2 = getelementptr inbounds i64, ptr %0, i64 1 %3 = load ptr, ptr @special_keys, align 8, !tbaa !5 %4 = load i64, ptr %3, align 8, !tbaa !9 %5 = icmp eq i64 %4, 0 br i1 %5, label %23, label %6 6: ; preds = %1 %7 = load i64, ptr %0, align 8, !tbaa !12 br label %8 8: ; preds = %6, %18 %9 = phi i64 [ 0, %6 ], [ %19, %18 ] %10 = getelementptr inbounds %struct.TYPE_2__, ptr %3, i64 %9, i32 1 %11 = load i64, ptr %10, align 8, !tbaa !13 %12 = icmp eq i64 %7, %11 br i1 %12, label %13, label %18 13: ; preds = %8 %14 = load i64, ptr %2, align 8, !tbaa !12 %15 = getelementptr inbounds %struct.TYPE_2__, ptr %3, i64 %9, i32 2 %16 = load i64, ptr %15, align 8, !tbaa !14 %17 = icmp eq i64 %14, %16 br i1 %17, label %23, label %18 18: ; preds = %8, %13 %19 = add nuw i64 %9, 1 %20 = getelementptr inbounds %struct.TYPE_2__, ptr %3, i64 %19 %21 = load i64, ptr %20, align 8, !tbaa !9 %22 = icmp eq i64 %21, 0 br i1 %22, label %23, label %8, !llvm.loop !15 23: ; preds = %13, %18, %1 %24 = phi ptr [ @FAIL, %1 ], [ @FAIL, %18 ], [ @OK, %13 ] %25 = load i32, ptr %24, align 4, !tbaa !17 ret i32 %25 } attributes #0 = { nofree norecurse nosync nounwind memory(read, inaccessiblemem: none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"any pointer", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !11, i64 0} !10 = !{!"TYPE_2__", !11, i64 0, !11, i64 8, !11, i64 16} !11 = !{!"long", !7, i64 0} !12 = !{!11, !11, i64 0} !13 = !{!10, !11, i64 8} !14 = !{!10, !11, i64 16} !15 = distinct !{!15, !16} !16 = !{!"llvm.loop.mustprogress"} !17 = !{!18, !18, i64 0} !18 = !{!"int", !7, i64 0}
; ModuleID = 'AnghaBench/vim.js/src/extr_gui_mac.c_gui_mch_haskey.c' source_filename = "AnghaBench/vim.js/src/extr_gui_mac.c_gui_mch_haskey.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.TYPE_2__ = type { i64, i64, i64 } @special_keys = common local_unnamed_addr global ptr null, align 8 @OK = common local_unnamed_addr global i32 0, align 4 @FAIL = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nofree norecurse nosync nounwind ssp memory(read, inaccessiblemem: none) uwtable(sync) define i32 @gui_mch_haskey(ptr nocapture noundef readonly %0) local_unnamed_addr #0 { %2 = getelementptr inbounds i8, ptr %0, i64 8 %3 = load ptr, ptr @special_keys, align 8, !tbaa !6 %4 = load i64, ptr %3, align 8, !tbaa !10 %5 = icmp eq i64 %4, 0 br i1 %5, label %24, label %6 6: ; preds = %1 %7 = load i64, ptr %0, align 8, !tbaa !13 br label %8 8: ; preds = %6, %19 %9 = phi i64 [ 0, %6 ], [ %20, %19 ] %10 = getelementptr inbounds %struct.TYPE_2__, ptr %3, i64 %9 %11 = getelementptr inbounds i8, ptr %10, i64 8 %12 = load i64, ptr %11, align 8, !tbaa !14 %13 = icmp eq i64 %7, %12 br i1 %13, label %14, label %19 14: ; preds = %8 %15 = load i64, ptr %2, align 8, !tbaa !13 %16 = getelementptr inbounds i8, ptr %10, i64 16 %17 = load i64, ptr %16, align 8, !tbaa !15 %18 = icmp eq i64 %15, %17 br i1 %18, label %24, label %19 19: ; preds = %8, %14 %20 = add nuw nsw i64 %9, 1 %21 = getelementptr inbounds %struct.TYPE_2__, ptr %3, i64 %20 %22 = load i64, ptr %21, align 8, !tbaa !10 %23 = icmp eq i64 %22, 0 br i1 %23, label %24, label %8, !llvm.loop !16 24: ; preds = %14, %19, %1 %25 = phi ptr [ @FAIL, %1 ], [ @FAIL, %19 ], [ @OK, %14 ] %26 = load i32, ptr %25, align 4, !tbaa !18 ret i32 %26 } attributes #0 = { nofree norecurse nosync nounwind ssp memory(read, inaccessiblemem: none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !12, i64 0} !11 = !{!"TYPE_2__", !12, i64 0, !12, i64 8, !12, i64 16} !12 = !{!"long", !8, i64 0} !13 = !{!12, !12, i64 0} !14 = !{!11, !12, i64 8} !15 = !{!11, !12, i64 16} !16 = distinct !{!16, !17} !17 = !{!"llvm.loop.mustprogress"} !18 = !{!19, !19, i64 0} !19 = !{!"int", !8, i64 0}
vim.js_src_extr_gui_mac.c_gui_mch_haskey
; ModuleID = 'AnghaBench/linux/arch/arc/kernel/extr_perf_event.c_arc_pmu_enable.c' source_filename = "AnghaBench/linux/arch/arc/kernel/extr_perf_event.c_arc_pmu_enable.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @ARC_REG_PCT_CONTROL = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @arc_pmu_enable], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @arc_pmu_enable(ptr nocapture readnone %0) #0 { %2 = load i32, ptr @ARC_REG_PCT_CONTROL, align 4, !tbaa !5 %3 = tail call i32 @read_aux_reg(i32 noundef %2) #2 %4 = load i32, ptr @ARC_REG_PCT_CONTROL, align 4, !tbaa !5 %5 = and i32 %3, -65536 %6 = or disjoint i32 %5, 1 %7 = tail call i32 @write_aux_reg(i32 noundef %4, i32 noundef %6) #2 ret void } declare i32 @read_aux_reg(i32 noundef) local_unnamed_addr #1 declare i32 @write_aux_reg(i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/linux/arch/arc/kernel/extr_perf_event.c_arc_pmu_enable.c' source_filename = "AnghaBench/linux/arch/arc/kernel/extr_perf_event.c_arc_pmu_enable.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @ARC_REG_PCT_CONTROL = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @arc_pmu_enable], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @arc_pmu_enable(ptr nocapture readnone %0) #0 { %2 = load i32, ptr @ARC_REG_PCT_CONTROL, align 4, !tbaa !6 %3 = tail call i32 @read_aux_reg(i32 noundef %2) #2 %4 = load i32, ptr @ARC_REG_PCT_CONTROL, align 4, !tbaa !6 %5 = and i32 %3, -65536 %6 = or disjoint i32 %5, 1 %7 = tail call i32 @write_aux_reg(i32 noundef %4, i32 noundef %6) #2 ret void } declare i32 @read_aux_reg(i32 noundef) local_unnamed_addr #1 declare i32 @write_aux_reg(i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
linux_arch_arc_kernel_extr_perf_event.c_arc_pmu_enable
; ModuleID = 'AnghaBench/fastsocket/kernel/net/sched/extr_em_text.c_em_text_change.c' source_filename = "AnghaBench/fastsocket/kernel/net/sched/extr_em_text.c_em_text_change.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.tcf_em_text = type { i32, i64, i64, i64, i64, i32 } %struct.text_match = type { i64, i64, i64, i64, ptr } %struct.tcf_ematch = type { i32, i64 } @EINVAL = dso_local local_unnamed_addr global i32 0, align 4 @GFP_KERNEL = dso_local local_unnamed_addr global i32 0, align 4 @TS_AUTOLOAD = dso_local local_unnamed_addr global i32 0, align 4 @ENOENT = dso_local local_unnamed_addr global i32 0, align 4 @EAGAIN = dso_local local_unnamed_addr global i32 0, align 4 @ENOBUFS = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @em_text_change], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @em_text_change(ptr nocapture readnone %0, ptr noundef %1, i32 noundef %2, ptr nocapture noundef writeonly %3) #0 { %5 = icmp ult i32 %2, 48 br i1 %5, label %12, label %6 6: ; preds = %4 %7 = sext i32 %2 to i64 %8 = load i32, ptr %1, align 8, !tbaa !5 %9 = sext i32 %8 to i64 %10 = add nsw i64 %9, 48 %11 = icmp ugt i64 %10, %7 br i1 %11, label %12, label %15 12: ; preds = %6, %4 %13 = load i32, ptr @EINVAL, align 4, !tbaa !11 %14 = sub nsw i32 0, %13 br label %92 15: ; preds = %6 %16 = getelementptr inbounds %struct.tcf_em_text, ptr %1, i64 0, i32 1 %17 = load i64, ptr %16, align 8, !tbaa !12 %18 = getelementptr inbounds %struct.tcf_em_text, ptr %1, i64 0, i32 2 %19 = load i64, ptr %18, align 8, !tbaa !13 %20 = icmp sgt i64 %17, %19 br i1 %20, label %21, label %24 21: ; preds = %15 %22 = load i32, ptr @EINVAL, align 4, !tbaa !11 %23 = sub nsw i32 0, %22 br label %92 24: ; preds = %15 %25 = icmp eq i64 %17, %19 br i1 %25, label %26, label %35 26: ; preds = %24 %27 = getelementptr inbounds %struct.tcf_em_text, ptr %1, i64 0, i32 3 %28 = load i64, ptr %27, align 8, !tbaa !14 %29 = getelementptr inbounds %struct.tcf_em_text, ptr %1, i64 0, i32 4 %30 = load i64, ptr %29, align 8, !tbaa !15 %31 = icmp sgt i64 %28, %30 br i1 %31, label %32, label %35 32: ; preds = %26 %33 = load i32, ptr @EINVAL, align 4, !tbaa !11 %34 = sub nsw i32 0, %33 br label %92 35: ; preds = %26, %24 %36 = getelementptr inbounds %struct.tcf_em_text, ptr %1, i64 0, i32 5 %37 = getelementptr inbounds i32, ptr %1, i64 48 br label %38 38: ; preds = %61, %35 %39 = phi i32 [ %8, %35 ], [ %65, %61 ] %40 = phi i32 [ 0, %35 ], [ %64, %61 ] %41 = load i32, ptr %36, align 8, !tbaa !16 %42 = load i32, ptr @GFP_KERNEL, align 4, !tbaa !11 %43 = tail call ptr @textsearch_prepare(i32 noundef %41, ptr noundef nonnull %37, i32 noundef %39, i32 noundef %42, i32 noundef %40) #2 %44 = load i32, ptr @TS_AUTOLOAD, align 4, !tbaa !11 %45 = and i32 %44, %40 %46 = icmp eq i32 %45, 0 br i1 %46, label %49, label %47 47: ; preds = %38 %48 = tail call i32 (...) @rtnl_lock() #2 br label %49 49: ; preds = %47, %38 %50 = tail call i64 @IS_ERR(ptr noundef %43) #2 %51 = icmp eq i64 %50, 0 br i1 %51, label %68, label %52 52: ; preds = %49 %53 = tail call i32 @PTR_ERR(ptr noundef %43) #2 %54 = load i32, ptr @ENOENT, align 4, !tbaa !11 %55 = sub nsw i32 0, %54 %56 = icmp eq i32 %53, %55 br i1 %56, label %57, label %66 57: ; preds = %52 %58 = load i32, ptr @TS_AUTOLOAD, align 4, !tbaa !11 %59 = and i32 %58, %40 %60 = icmp eq i32 %59, 0 br i1 %60, label %61, label %66 61: ; preds = %57 %62 = tail call i32 (...) @rtnl_unlock() #2 %63 = load i32, ptr @TS_AUTOLOAD, align 4, !tbaa !11 %64 = or i32 %63, %40 %65 = load i32, ptr %1, align 8, !tbaa !5 br label %38 66: ; preds = %57, %52 %67 = tail call i32 @PTR_ERR(ptr noundef %43) #2 br label %92 68: ; preds = %49 %69 = load i32, ptr @TS_AUTOLOAD, align 4, !tbaa !11 %70 = and i32 %69, %40 %71 = icmp eq i32 %70, 0 br i1 %71, label %76, label %72 72: ; preds = %68 %73 = tail call i32 @textsearch_destroy(ptr noundef %43) #2 %74 = load i32, ptr @EAGAIN, align 4, !tbaa !11 %75 = sub nsw i32 0, %74 br label %92 76: ; preds = %68 %77 = load i32, ptr @GFP_KERNEL, align 4, !tbaa !11 %78 = tail call ptr @kmalloc(i32 noundef 40, i32 noundef %77) #2 %79 = icmp eq ptr %78, null br i1 %79, label %80, label %84 80: ; preds = %76 %81 = tail call i32 @textsearch_destroy(ptr noundef %43) #2 %82 = load i32, ptr @ENOBUFS, align 4, !tbaa !11 %83 = sub nsw i32 0, %82 br label %92 84: ; preds = %76 %85 = getelementptr inbounds %struct.tcf_em_text, ptr %1, i64 0, i32 3 %86 = load <2 x i64>, ptr %85, align 8, !tbaa !17 store <2 x i64> %86, ptr %78, align 8, !tbaa !17 %87 = getelementptr inbounds %struct.text_match, ptr %78, i64 0, i32 2 %88 = load <2 x i64>, ptr %16, align 8, !tbaa !17 store <2 x i64> %88, ptr %87, align 8, !tbaa !17 %89 = getelementptr inbounds %struct.text_match, ptr %78, i64 0, i32 4 store ptr %43, ptr %89, align 8, !tbaa !18 store i32 40, ptr %3, align 8, !tbaa !21 %90 = ptrtoint ptr %78 to i64 %91 = getelementptr inbounds %struct.tcf_ematch, ptr %3, i64 0, i32 1 store i64 %90, ptr %91, align 8, !tbaa !23 br label %92 92: ; preds = %84, %80, %72, %66, %32, %21, %12 %93 = phi i32 [ %14, %12 ], [ %23, %21 ], [ %34, %32 ], [ %67, %66 ], [ %75, %72 ], [ %83, %80 ], [ 0, %84 ] ret i32 %93 } declare ptr @textsearch_prepare(i32 noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @rtnl_lock(...) local_unnamed_addr #1 declare i64 @IS_ERR(ptr noundef) local_unnamed_addr #1 declare i32 @PTR_ERR(ptr noundef) local_unnamed_addr #1 declare i32 @rtnl_unlock(...) local_unnamed_addr #1 declare i32 @textsearch_destroy(ptr noundef) local_unnamed_addr #1 declare ptr @kmalloc(i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"tcf_em_text", !7, i64 0, !10, i64 8, !10, i64 16, !10, i64 24, !10, i64 32, !7, i64 40} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"long", !8, i64 0} !11 = !{!7, !7, i64 0} !12 = !{!6, !10, i64 8} !13 = !{!6, !10, i64 16} !14 = !{!6, !10, i64 24} !15 = !{!6, !10, i64 32} !16 = !{!6, !7, i64 40} !17 = !{!10, !10, i64 0} !18 = !{!19, !20, i64 32} !19 = !{!"text_match", !10, i64 0, !10, i64 8, !10, i64 16, !10, i64 24, !20, i64 32} !20 = !{!"any pointer", !8, i64 0} !21 = !{!22, !7, i64 0} !22 = !{!"tcf_ematch", !7, i64 0, !10, i64 8} !23 = !{!22, !10, i64 8}
; ModuleID = 'AnghaBench/fastsocket/kernel/net/sched/extr_em_text.c_em_text_change.c' source_filename = "AnghaBench/fastsocket/kernel/net/sched/extr_em_text.c_em_text_change.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @EINVAL = common local_unnamed_addr global i32 0, align 4 @GFP_KERNEL = common local_unnamed_addr global i32 0, align 4 @TS_AUTOLOAD = common local_unnamed_addr global i32 0, align 4 @ENOENT = common local_unnamed_addr global i32 0, align 4 @EAGAIN = common local_unnamed_addr global i32 0, align 4 @ENOBUFS = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @em_text_change], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @em_text_change(ptr nocapture readnone %0, ptr noundef %1, i32 noundef %2, ptr nocapture noundef writeonly %3) #0 { %5 = icmp ult i32 %2, 48 br i1 %5, label %12, label %6 6: ; preds = %4 %7 = sext i32 %2 to i64 %8 = load i32, ptr %1, align 8, !tbaa !6 %9 = sext i32 %8 to i64 %10 = add nsw i64 %9, 48 %11 = icmp ugt i64 %10, %7 br i1 %11, label %12, label %15 12: ; preds = %6, %4 %13 = load i32, ptr @EINVAL, align 4, !tbaa !12 %14 = sub nsw i32 0, %13 br label %92 15: ; preds = %6 %16 = getelementptr inbounds i8, ptr %1, i64 8 %17 = load i64, ptr %16, align 8, !tbaa !13 %18 = getelementptr inbounds i8, ptr %1, i64 16 %19 = load i64, ptr %18, align 8, !tbaa !14 %20 = icmp sgt i64 %17, %19 br i1 %20, label %21, label %24 21: ; preds = %15 %22 = load i32, ptr @EINVAL, align 4, !tbaa !12 %23 = sub nsw i32 0, %22 br label %92 24: ; preds = %15 %25 = icmp eq i64 %17, %19 br i1 %25, label %26, label %35 26: ; preds = %24 %27 = getelementptr inbounds i8, ptr %1, i64 24 %28 = load i64, ptr %27, align 8, !tbaa !15 %29 = getelementptr inbounds i8, ptr %1, i64 32 %30 = load i64, ptr %29, align 8, !tbaa !16 %31 = icmp sgt i64 %28, %30 br i1 %31, label %32, label %35 32: ; preds = %26 %33 = load i32, ptr @EINVAL, align 4, !tbaa !12 %34 = sub nsw i32 0, %33 br label %92 35: ; preds = %26, %24 %36 = getelementptr inbounds i8, ptr %1, i64 40 %37 = getelementptr inbounds i8, ptr %1, i64 192 br label %38 38: ; preds = %61, %35 %39 = phi i32 [ %8, %35 ], [ %65, %61 ] %40 = phi i32 [ 0, %35 ], [ %64, %61 ] %41 = load i32, ptr %36, align 8, !tbaa !17 %42 = load i32, ptr @GFP_KERNEL, align 4, !tbaa !12 %43 = tail call ptr @textsearch_prepare(i32 noundef %41, ptr noundef nonnull %37, i32 noundef %39, i32 noundef %42, i32 noundef %40) #2 %44 = load i32, ptr @TS_AUTOLOAD, align 4, !tbaa !12 %45 = and i32 %44, %40 %46 = icmp eq i32 %45, 0 br i1 %46, label %49, label %47 47: ; preds = %38 %48 = tail call i32 @rtnl_lock() #2 br label %49 49: ; preds = %47, %38 %50 = tail call i64 @IS_ERR(ptr noundef %43) #2 %51 = icmp eq i64 %50, 0 br i1 %51, label %68, label %52 52: ; preds = %49 %53 = tail call i32 @PTR_ERR(ptr noundef %43) #2 %54 = load i32, ptr @ENOENT, align 4, !tbaa !12 %55 = sub nsw i32 0, %54 %56 = icmp eq i32 %53, %55 br i1 %56, label %57, label %66 57: ; preds = %52 %58 = load i32, ptr @TS_AUTOLOAD, align 4, !tbaa !12 %59 = and i32 %58, %40 %60 = icmp eq i32 %59, 0 br i1 %60, label %61, label %66 61: ; preds = %57 %62 = tail call i32 @rtnl_unlock() #2 %63 = load i32, ptr @TS_AUTOLOAD, align 4, !tbaa !12 %64 = or i32 %63, %40 %65 = load i32, ptr %1, align 8, !tbaa !6 br label %38 66: ; preds = %57, %52 %67 = tail call i32 @PTR_ERR(ptr noundef %43) #2 br label %92 68: ; preds = %49 %69 = load i32, ptr @TS_AUTOLOAD, align 4, !tbaa !12 %70 = and i32 %69, %40 %71 = icmp eq i32 %70, 0 br i1 %71, label %76, label %72 72: ; preds = %68 %73 = tail call i32 @textsearch_destroy(ptr noundef %43) #2 %74 = load i32, ptr @EAGAIN, align 4, !tbaa !12 %75 = sub nsw i32 0, %74 br label %92 76: ; preds = %68 %77 = load i32, ptr @GFP_KERNEL, align 4, !tbaa !12 %78 = tail call ptr @kmalloc(i32 noundef 40, i32 noundef %77) #2 %79 = icmp eq ptr %78, null br i1 %79, label %80, label %84 80: ; preds = %76 %81 = tail call i32 @textsearch_destroy(ptr noundef %43) #2 %82 = load i32, ptr @ENOBUFS, align 4, !tbaa !12 %83 = sub nsw i32 0, %82 br label %92 84: ; preds = %76 %85 = getelementptr inbounds i8, ptr %1, i64 24 %86 = load <2 x i64>, ptr %85, align 8, !tbaa !18 store <2 x i64> %86, ptr %78, align 8, !tbaa !18 %87 = getelementptr inbounds i8, ptr %78, i64 16 %88 = load <2 x i64>, ptr %16, align 8, !tbaa !18 store <2 x i64> %88, ptr %87, align 8, !tbaa !18 %89 = getelementptr inbounds i8, ptr %78, i64 32 store ptr %43, ptr %89, align 8, !tbaa !19 store i32 40, ptr %3, align 8, !tbaa !22 %90 = ptrtoint ptr %78 to i64 %91 = getelementptr inbounds i8, ptr %3, i64 8 store i64 %90, ptr %91, align 8, !tbaa !24 br label %92 92: ; preds = %84, %80, %72, %66, %32, %21, %12 %93 = phi i32 [ %14, %12 ], [ %23, %21 ], [ %34, %32 ], [ %67, %66 ], [ %75, %72 ], [ %83, %80 ], [ 0, %84 ] ret i32 %93 } declare ptr @textsearch_prepare(i32 noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @rtnl_lock(...) local_unnamed_addr #1 declare i64 @IS_ERR(ptr noundef) local_unnamed_addr #1 declare i32 @PTR_ERR(ptr noundef) local_unnamed_addr #1 declare i32 @rtnl_unlock(...) local_unnamed_addr #1 declare i32 @textsearch_destroy(ptr noundef) local_unnamed_addr #1 declare ptr @kmalloc(i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"tcf_em_text", !8, i64 0, !11, i64 8, !11, i64 16, !11, i64 24, !11, i64 32, !8, i64 40} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"long", !9, i64 0} !12 = !{!8, !8, i64 0} !13 = !{!7, !11, i64 8} !14 = !{!7, !11, i64 16} !15 = !{!7, !11, i64 24} !16 = !{!7, !11, i64 32} !17 = !{!7, !8, i64 40} !18 = !{!11, !11, i64 0} !19 = !{!20, !21, i64 32} !20 = !{!"text_match", !11, i64 0, !11, i64 8, !11, i64 16, !11, i64 24, !21, i64 32} !21 = !{!"any pointer", !9, i64 0} !22 = !{!23, !8, i64 0} !23 = !{!"tcf_ematch", !8, i64 0, !11, i64 8} !24 = !{!23, !11, i64 8}
fastsocket_kernel_net_sched_extr_em_text.c_em_text_change
; ModuleID = 'AnghaBench/nginx/src/stream/extr_ngx_stream_proxy_module.c_ngx_stream_proxy_downstream_handler.c' source_filename = "AnghaBench/nginx/src/stream/extr_ngx_stream_proxy_module.c_ngx_stream_proxy_downstream_handler.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @ngx_stream_proxy_downstream_handler], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @ngx_stream_proxy_downstream_handler(ptr noundef %0) #0 { %2 = load i32, ptr %0, align 4, !tbaa !5 %3 = tail call i32 @ngx_stream_proxy_process_connection(ptr noundef nonnull %0, i32 noundef %2) #2 ret void } declare i32 @ngx_stream_proxy_process_connection(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_4__", !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/nginx/src/stream/extr_ngx_stream_proxy_module.c_ngx_stream_proxy_downstream_handler.c' source_filename = "AnghaBench/nginx/src/stream/extr_ngx_stream_proxy_module.c_ngx_stream_proxy_downstream_handler.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @ngx_stream_proxy_downstream_handler], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @ngx_stream_proxy_downstream_handler(ptr noundef %0) #0 { %2 = load i32, ptr %0, align 4, !tbaa !6 %3 = tail call i32 @ngx_stream_proxy_process_connection(ptr noundef nonnull %0, i32 noundef %2) #2 ret void } declare i32 @ngx_stream_proxy_process_connection(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_4__", !8, i64 0} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"}
nginx_src_stream_extr_ngx_stream_proxy_module.c_ngx_stream_proxy_downstream_handler
; ModuleID = 'AnghaBench/freebsd/crypto/openssl/ssl/record/extr_rec_layer_s3.c_ssl3_write_bytes.c' source_filename = "AnghaBench/freebsd/crypto/openssl/ssl/record/extr_rec_layer_s3.c_ssl3_write_bytes.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_29__ = type { i64, i64, ptr, i32, i32, i64, ptr, %struct.TYPE_27__, ptr, i32, ptr, ptr, ptr, i32 } %struct.TYPE_27__ = type { i64, i64, ptr, ptr, i32, i64, ptr } @SSL_NOTHING = dso_local local_unnamed_addr global i32 0, align 4 @SSL_AD_INTERNAL_ERROR = dso_local local_unnamed_addr global i32 0, align 4 @SSL_F_SSL3_WRITE_BYTES = dso_local local_unnamed_addr global i32 0, align 4 @SSL_R_BAD_LENGTH = dso_local local_unnamed_addr global i32 0, align 4 @SSL_EARLY_DATA_WRITING = dso_local local_unnamed_addr global i64 0, align 8 @SSL_KEY_UPDATE_NONE = dso_local local_unnamed_addr global i64 0, align 8 @SSL_EARLY_DATA_UNAUTH_WRITING = dso_local local_unnamed_addr global i64 0, align 8 @SSL_MODE_RELEASE_BUFFERS = dso_local local_unnamed_addr global i32 0, align 4 @SSL_MAX_PIPELINES = dso_local local_unnamed_addr global i64 0, align 8 @ERR_R_INTERNAL_ERROR = dso_local local_unnamed_addr global i32 0, align 4 @EVP_CIPH_FLAG_PIPELINE = dso_local local_unnamed_addr global i32 0, align 4 @SSL3_RT_APPLICATION_DATA = dso_local local_unnamed_addr global i32 0, align 4 @SSL_MODE_ENABLE_PARTIAL_WRITE = dso_local local_unnamed_addr global i32 0, align 4 @EVP_CIPH_FLAG_TLS1_1_MULTIBLOCK = dso_local local_unnamed_addr global i32 0, align 4 @EVP_CTRL_TLS1_1_MULTIBLOCK_AAD = dso_local local_unnamed_addr global i32 0, align 4 @EVP_CTRL_TLS1_1_MULTIBLOCK_ENCRYPT = dso_local local_unnamed_addr global i32 0, align 4 @EVP_CTRL_TLS1_1_MULTIBLOCK_MAX_BUFSIZE = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local i32 @ssl3_write_bytes(ptr noundef %0, i32 noundef %1, ptr noundef %2, i64 noundef %3, ptr nocapture noundef writeonly %4) local_unnamed_addr #0 { %6 = alloca i64, align 8 %7 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 7 %8 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 7, i32 6 %9 = load ptr, ptr %8, align 8, !tbaa !5 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %6) #5 %10 = load i32, ptr @SSL_NOTHING, align 4, !tbaa !13 %11 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 13 store i32 %10, ptr %11, align 8, !tbaa !14 %12 = load i64, ptr %7, align 8, !tbaa !15 %13 = icmp ugt i64 %12, %3 br i1 %13, label %22, label %14 14: ; preds = %5 %15 = load i64, ptr %9, align 8, !tbaa !16 %16 = icmp eq i64 %15, 0 br i1 %16, label %27, label %17 17: ; preds = %14 %18 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 7, i32 1 %19 = load i64, ptr %18, align 8, !tbaa !18 %20 = add i64 %19, %12 %21 = icmp ugt i64 %20, %3 br i1 %21, label %22, label %27 22: ; preds = %17, %5 %23 = load i32, ptr @SSL_AD_INTERNAL_ERROR, align 4, !tbaa !13 %24 = load i32, ptr @SSL_F_SSL3_WRITE_BYTES, align 4, !tbaa !13 %25 = load i32, ptr @SSL_R_BAD_LENGTH, align 4, !tbaa !13 %26 = tail call i32 @SSLfatal(ptr noundef nonnull %0, i32 noundef %23, i32 noundef %24, i32 noundef %25) #5 br label %256 27: ; preds = %17, %14 %28 = load i64, ptr %0, align 8, !tbaa !19 %29 = load i64, ptr @SSL_EARLY_DATA_WRITING, align 8, !tbaa !20 %30 = icmp eq i64 %28, %29 br i1 %30, label %31, label %36 31: ; preds = %27 %32 = tail call i32 @early_data_count_ok(ptr noundef nonnull %0, i64 noundef %3, i32 noundef 0, i32 noundef 1) #5 %33 = icmp eq i32 %32, 0 br i1 %33, label %256, label %34 34: ; preds = %31 %35 = load i64, ptr %9, align 8, !tbaa !16 br label %36 36: ; preds = %34, %27 %37 = phi i64 [ %35, %34 ], [ %15, %27 ] store i64 0, ptr %7, align 8, !tbaa !15 %38 = icmp eq i64 %37, 0 br i1 %38, label %39, label %46 39: ; preds = %36 %40 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 1 %41 = load i64, ptr %40, align 8, !tbaa !21 %42 = load i64, ptr @SSL_KEY_UPDATE_NONE, align 8, !tbaa !20 %43 = icmp eq i64 %41, %42 br i1 %43, label %46, label %44 44: ; preds = %39 %45 = tail call i32 @ossl_statem_set_in_init(ptr noundef nonnull %0, i32 noundef 1) #5 br label %46 46: ; preds = %44, %39, %36 %47 = tail call i64 @SSL_in_init(ptr noundef nonnull %0) #5 %48 = icmp eq i64 %47, 0 br i1 %48, label %63, label %49 49: ; preds = %46 %50 = tail call i32 @ossl_statem_get_in_handshake(ptr noundef nonnull %0) #5 %51 = icmp eq i32 %50, 0 br i1 %51, label %52, label %63 52: ; preds = %49 %53 = load i64, ptr %0, align 8, !tbaa !19 %54 = load i64, ptr @SSL_EARLY_DATA_UNAUTH_WRITING, align 8, !tbaa !20 %55 = icmp eq i64 %53, %54 br i1 %55, label %63, label %56 56: ; preds = %52 %57 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 2 %58 = load ptr, ptr %57, align 8, !tbaa !22 %59 = tail call i32 %58(ptr noundef nonnull %0) #5 %60 = icmp slt i32 %59, 0 br i1 %60, label %256, label %61 61: ; preds = %56 %62 = icmp eq i32 %59, 0 br i1 %62, label %256, label %63 63: ; preds = %61, %52, %49, %46 %64 = load i64, ptr %9, align 8, !tbaa !16 %65 = icmp eq i64 %64, 0 br i1 %65, label %76, label %66 66: ; preds = %63 %67 = getelementptr inbounds i8, ptr %2, i64 %12 %68 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 7, i32 1 %69 = load i64, ptr %68, align 8, !tbaa !18 %70 = call i32 @ssl3_write_pending(ptr noundef nonnull %0, i32 noundef %1, ptr noundef %67, i64 noundef %69, ptr noundef nonnull %6) #5 %71 = icmp slt i32 %70, 1 br i1 %71, label %72, label %73 72: ; preds = %66 store i64 %12, ptr %7, align 8, !tbaa !15 br label %256 73: ; preds = %66 %74 = load i64, ptr %6, align 8, !tbaa !20 %75 = add i64 %74, %12 br label %76 76: ; preds = %73, %63 %77 = phi i64 [ %75, %73 ], [ %12, %63 ] %78 = icmp eq i64 %77, %3 br i1 %78, label %79, label %91 79: ; preds = %76 %80 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 4 %81 = load i32, ptr %80, align 4, !tbaa !23 %82 = load i32, ptr @SSL_MODE_RELEASE_BUFFERS, align 4, !tbaa !13 %83 = and i32 %82, %81 %84 = icmp eq i32 %83, 0 br i1 %84, label %90, label %85 85: ; preds = %79 %86 = call i32 @SSL_IS_DTLS(ptr noundef nonnull %0) #5 %87 = icmp eq i32 %86, 0 br i1 %87, label %88, label %90 88: ; preds = %85 %89 = call i32 @ssl3_release_write_buffer(ptr noundef nonnull %0) #5 br label %90 90: ; preds = %88, %85, %79 store i64 %3, ptr %4, align 8, !tbaa !20 br label %256 91: ; preds = %76 %92 = sub i64 %3, %77 %93 = call i64 @ssl_get_max_send_fragment(ptr noundef nonnull %0) #5 %94 = call i64 @ssl_get_split_send_fragment(ptr noundef nonnull %0) #5 %95 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 5 %96 = load i64, ptr %95, align 8, !tbaa !24 %97 = load i64, ptr @SSL_MAX_PIPELINES, align 8, !tbaa !20 %98 = icmp ugt i64 %96, %97 br i1 %98, label %99, label %104 99: ; preds = %91 %100 = load i32, ptr @SSL_AD_INTERNAL_ERROR, align 4, !tbaa !13 %101 = load i32, ptr @SSL_F_SSL3_WRITE_BYTES, align 4, !tbaa !13 %102 = load i32, ptr @ERR_R_INTERNAL_ERROR, align 4, !tbaa !13 %103 = call i32 @SSLfatal(ptr noundef nonnull %0, i32 noundef %100, i32 noundef %101, i32 noundef %102) #5 br label %256 104: ; preds = %91 %105 = icmp eq i64 %96, 0 br i1 %105, label %119, label %106 106: ; preds = %104 %107 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 8 %108 = load ptr, ptr %107, align 8, !tbaa !25 %109 = icmp eq ptr %108, null br i1 %109, label %119, label %110 110: ; preds = %106 %111 = call i32 @EVP_CIPHER_CTX_cipher(ptr noundef nonnull %108) #5 %112 = call i32 @EVP_CIPHER_flags(i32 noundef %111) #5 %113 = load i32, ptr @EVP_CIPH_FLAG_PIPELINE, align 4, !tbaa !13 %114 = and i32 %113, %112 %115 = icmp eq i32 %114, 0 br i1 %115, label %119, label %116 116: ; preds = %110 %117 = call i64 @SSL_USE_EXPLICIT_IV(ptr noundef nonnull %0) #5 %118 = icmp eq i64 %117, 0 br i1 %118, label %119, label %120 119: ; preds = %116, %110, %106, %104 br label %120 120: ; preds = %119, %116 %121 = phi i64 [ 1, %119 ], [ %96, %116 ] %122 = icmp eq i64 %93, 0 %123 = icmp eq i64 %94, 0 %124 = select i1 %122, i1 true, i1 %123 %125 = icmp ugt i64 %94, %93 %126 = select i1 %124, i1 true, i1 %125 br i1 %126, label %131, label %127 127: ; preds = %120 %128 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 4 %129 = insertelement <2 x i64> poison, i64 %93, i64 0 %130 = shufflevector <2 x i64> %129, <2 x i64> poison, <2 x i32> zeroinitializer br label %136 131: ; preds = %120 %132 = load i32, ptr @SSL_AD_INTERNAL_ERROR, align 4, !tbaa !13 %133 = load i32, ptr @SSL_F_SSL3_WRITE_BYTES, align 4, !tbaa !13 %134 = load i32, ptr @ERR_R_INTERNAL_ERROR, align 4, !tbaa !13 %135 = call i32 @SSLfatal(ptr noundef nonnull %0, i32 noundef %132, i32 noundef %133, i32 noundef %134) #5 br label %256 136: ; preds = %127, %253 %137 = phi i64 [ %254, %253 ], [ %92, %127 ] %138 = phi i64 [ %255, %253 ], [ %77, %127 ] %139 = load i64, ptr @SSL_MAX_PIPELINES, align 8, !tbaa !20 %140 = call ptr @llvm.stacksave.p0() %141 = alloca i64, i64 %139, align 16 %142 = icmp eq i64 %137, 0 br i1 %142, label %147, label %143 143: ; preds = %136 %144 = add i64 %137, -1 %145 = udiv i64 %144, %94 %146 = add nuw i64 %145, 1 br label %147 147: ; preds = %136, %143 %148 = phi i64 [ %146, %143 ], [ 1, %136 ] %149 = call i64 @llvm.umin.i64(i64 %148, i64 %121) %150 = udiv i64 %137, %149 %151 = urem i64 %137, %149 %152 = icmp ult i64 %150, %93 br i1 %152, label %173, label %153 153: ; preds = %147 %154 = call i64 @llvm.umax.i64(i64 %149, i64 1) %155 = icmp ult i64 %149, 4 br i1 %155, label %166, label %156 156: ; preds = %153 %157 = and i64 %154, -4 br label %158 158: ; preds = %158, %156 %159 = phi i64 [ 0, %156 ], [ %162, %158 ] %160 = getelementptr inbounds i64, ptr %141, i64 %159 %161 = getelementptr inbounds i64, ptr %160, i64 2 store <2 x i64> %130, ptr %160, align 16, !tbaa !20 store <2 x i64> %130, ptr %161, align 16, !tbaa !20 %162 = add nuw i64 %159, 4 %163 = icmp eq i64 %162, %157 br i1 %163, label %164, label %158, !llvm.loop !26 164: ; preds = %158 %165 = icmp eq i64 %154, %157 br i1 %165, label %217, label %166 166: ; preds = %153, %164 %167 = phi i64 [ 0, %153 ], [ %157, %164 ] br label %168 168: ; preds = %166, %168 %169 = phi i64 [ %171, %168 ], [ %167, %166 ] %170 = getelementptr inbounds i64, ptr %141, i64 %169 store i64 %93, ptr %170, align 8, !tbaa !20 %171 = add nuw i64 %169, 1 %172 = icmp eq i64 %171, %154 br i1 %172, label %217, label %168, !llvm.loop !30 173: ; preds = %147 %174 = call i64 @llvm.umax.i64(i64 %149, i64 1) %175 = and i64 %174, 3 %176 = icmp ult i64 %149, 4 br i1 %176, label %204, label %177 177: ; preds = %173 %178 = and i64 %174, -4 br label %179 179: ; preds = %179, %177 %180 = phi i64 [ 0, %177 ], [ %201, %179 ] %181 = phi i64 [ 0, %177 ], [ %202, %179 ] %182 = getelementptr inbounds i64, ptr %141, i64 %180 %183 = icmp ult i64 %180, %151 %184 = zext i1 %183 to i64 %185 = add nuw i64 %150, %184 store i64 %185, ptr %182, align 16, !tbaa !20 %186 = or disjoint i64 %180, 1 %187 = getelementptr inbounds i64, ptr %141, i64 %186 %188 = icmp ult i64 %186, %151 %189 = zext i1 %188 to i64 %190 = add nuw i64 %150, %189 store i64 %190, ptr %187, align 8, !tbaa !20 %191 = or disjoint i64 %180, 2 %192 = getelementptr inbounds i64, ptr %141, i64 %191 %193 = icmp ult i64 %191, %151 %194 = zext i1 %193 to i64 %195 = add nuw i64 %150, %194 store i64 %195, ptr %192, align 16, !tbaa !20 %196 = or disjoint i64 %180, 3 %197 = getelementptr inbounds i64, ptr %141, i64 %196 %198 = icmp ult i64 %196, %151 %199 = zext i1 %198 to i64 %200 = add nuw i64 %150, %199 store i64 %200, ptr %197, align 8, !tbaa !20 %201 = add nuw i64 %180, 4 %202 = add i64 %181, 4 %203 = icmp eq i64 %202, %178 br i1 %203, label %204, label %179, !llvm.loop !31 204: ; preds = %179, %173 %205 = phi i64 [ 0, %173 ], [ %201, %179 ] %206 = icmp eq i64 %175, 0 br i1 %206, label %217, label %207 207: ; preds = %204, %207 %208 = phi i64 [ %214, %207 ], [ %205, %204 ] %209 = phi i64 [ %215, %207 ], [ 0, %204 ] %210 = getelementptr inbounds i64, ptr %141, i64 %208 %211 = icmp ult i64 %208, %151 %212 = zext i1 %211 to i64 %213 = add nuw i64 %150, %212 store i64 %213, ptr %210, align 8, !tbaa !20 %214 = add nuw i64 %208, 1 %215 = add i64 %209, 1 %216 = icmp eq i64 %215, %175 br i1 %216, label %217, label %207, !llvm.loop !32 217: ; preds = %168, %204, %207, %164 %218 = getelementptr inbounds i8, ptr %2, i64 %138 %219 = call i32 @do_ssl3_write(ptr noundef nonnull %0, i32 noundef %1, ptr noundef %218, ptr noundef nonnull %141, i64 noundef %149, i32 noundef 0, ptr noundef nonnull %6) #5 %220 = icmp slt i32 %219, 1 br i1 %220, label %221, label %222 221: ; preds = %217 store i64 %138, ptr %7, align 8, !tbaa !15 br label %251 222: ; preds = %217 %223 = load i64, ptr %6, align 8, !tbaa !20 %224 = icmp eq i64 %223, %137 br i1 %224, label %233, label %225 225: ; preds = %222 %226 = load i32, ptr @SSL3_RT_APPLICATION_DATA, align 4, !tbaa !13 %227 = icmp eq i32 %226, %1 br i1 %227, label %228, label %253 228: ; preds = %225 %229 = load i32, ptr %128, align 4, !tbaa !23 %230 = load i32, ptr @SSL_MODE_ENABLE_PARTIAL_WRITE, align 4, !tbaa !13 %231 = and i32 %230, %229 %232 = icmp eq i32 %231, 0 br i1 %232, label %253, label %233 233: ; preds = %228, %222 %234 = getelementptr inbounds %struct.TYPE_29__, ptr %0, i64 0, i32 6 %235 = load ptr, ptr %234, align 8, !tbaa !34 store i64 0, ptr %235, align 8, !tbaa !35 %236 = load i64, ptr %6, align 8, !tbaa !20 %237 = icmp eq i64 %236, %137 br i1 %237, label %238, label %248 238: ; preds = %233 %239 = load i32, ptr %128, align 4, !tbaa !23 %240 = load i32, ptr @SSL_MODE_RELEASE_BUFFERS, align 4, !tbaa !13 %241 = and i32 %240, %239 %242 = icmp eq i32 %241, 0 br i1 %242, label %248, label %243 243: ; preds = %238 %244 = call i32 @SSL_IS_DTLS(ptr noundef nonnull %0) #5 %245 = icmp eq i32 %244, 0 br i1 %245, label %246, label %248 246: ; preds = %243 %247 = call i32 @ssl3_release_write_buffer(ptr noundef nonnull %0) #5 br label %248 248: ; preds = %246, %243, %238, %233 %249 = load i64, ptr %6, align 8, !tbaa !20 %250 = add i64 %249, %138 store i64 %250, ptr %4, align 8, !tbaa !20 br label %251 251: ; preds = %221, %248 %252 = phi i32 [ 1, %248 ], [ %219, %221 ] call void @llvm.stackrestore.p0(ptr %140) br label %256 253: ; preds = %225, %228 %254 = sub i64 %137, %223 %255 = add i64 %223, %138 call void @llvm.stackrestore.p0(ptr %140) br label %136 256: ; preds = %251, %61, %56, %31, %131, %99, %90, %72, %22 %257 = phi i32 [ -1, %22 ], [ %70, %72 ], [ 1, %90 ], [ -1, %99 ], [ -1, %131 ], [ -1, %31 ], [ %59, %56 ], [ -1, %61 ], [ %252, %251 ] call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %6) #5 ret i32 %257 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @SSLfatal(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @early_data_count_ok(ptr noundef, i64 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @ossl_statem_set_in_init(ptr noundef, i32 noundef) local_unnamed_addr #2 declare i64 @SSL_in_init(ptr noundef) local_unnamed_addr #2 declare i32 @ossl_statem_get_in_handshake(ptr noundef) local_unnamed_addr #2 declare i32 @ssl3_write_pending(ptr noundef, i32 noundef, ptr noundef, i64 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @SSL_IS_DTLS(ptr noundef) local_unnamed_addr #2 declare i32 @ssl3_release_write_buffer(ptr noundef) local_unnamed_addr #2 declare i64 @ssl_get_max_send_fragment(ptr noundef) local_unnamed_addr #2 declare i64 @ssl_get_split_send_fragment(ptr noundef) local_unnamed_addr #2 declare i32 @EVP_CIPHER_flags(i32 noundef) local_unnamed_addr #2 declare i32 @EVP_CIPHER_CTX_cipher(ptr noundef) local_unnamed_addr #2 declare i64 @SSL_USE_EXPLICIT_IV(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn declare ptr @llvm.stacksave.p0() #3 declare i32 @do_ssl3_write(ptr noundef, i32 noundef, ptr noundef, ptr noundef, i64 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn declare void @llvm.stackrestore.p0(ptr) #3 ; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none) declare i64 @llvm.umin.i64(i64, i64) #4 ; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none) declare i64 @llvm.umax.i64(i64, i64) #4 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn } attributes #4 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) } attributes #5 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !10, i64 96} !6 = !{!"TYPE_29__", !7, i64 0, !7, i64 8, !10, i64 16, !11, i64 24, !11, i64 28, !7, i64 32, !10, i64 40, !12, i64 48, !10, i64 104, !11, i64 112, !10, i64 120, !10, i64 128, !10, i64 136, !11, i64 144} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!"int", !8, i64 0} !12 = !{!"TYPE_27__", !7, i64 0, !7, i64 8, !10, i64 16, !10, i64 24, !11, i64 32, !7, i64 40, !10, i64 48} !13 = !{!11, !11, i64 0} !14 = !{!6, !11, i64 144} !15 = !{!6, !7, i64 48} !16 = !{!17, !7, i64 0} !17 = !{!"TYPE_28__", !7, i64 0, !7, i64 8, !7, i64 16, !10, i64 24} !18 = !{!6, !7, i64 56} !19 = !{!6, !7, i64 0} !20 = !{!7, !7, i64 0} !21 = !{!6, !7, i64 8} !22 = !{!6, !10, i64 16} !23 = !{!6, !11, i64 28} !24 = !{!6, !7, i64 32} !25 = !{!6, !10, i64 104} !26 = distinct !{!26, !27, !28, !29} !27 = !{!"llvm.loop.mustprogress"} !28 = !{!"llvm.loop.isvectorized", i32 1} !29 = !{!"llvm.loop.unroll.runtime.disable"} !30 = distinct !{!30, !27, !29, !28} !31 = distinct !{!31, !27} !32 = distinct !{!32, !33} !33 = !{!"llvm.loop.unroll.disable"} !34 = !{!6, !10, i64 40} !35 = !{!36, !7, i64 0} !36 = !{!"TYPE_26__", !7, i64 0, !7, i64 8}
; ModuleID = 'AnghaBench/freebsd/crypto/openssl/ssl/record/extr_rec_layer_s3.c_ssl3_write_bytes.c' source_filename = "AnghaBench/freebsd/crypto/openssl/ssl/record/extr_rec_layer_s3.c_ssl3_write_bytes.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @SSL_NOTHING = common local_unnamed_addr global i32 0, align 4 @SSL_AD_INTERNAL_ERROR = common local_unnamed_addr global i32 0, align 4 @SSL_F_SSL3_WRITE_BYTES = common local_unnamed_addr global i32 0, align 4 @SSL_R_BAD_LENGTH = common local_unnamed_addr global i32 0, align 4 @SSL_EARLY_DATA_WRITING = common local_unnamed_addr global i64 0, align 8 @SSL_KEY_UPDATE_NONE = common local_unnamed_addr global i64 0, align 8 @SSL_EARLY_DATA_UNAUTH_WRITING = common local_unnamed_addr global i64 0, align 8 @SSL_MODE_RELEASE_BUFFERS = common local_unnamed_addr global i32 0, align 4 @SSL_MAX_PIPELINES = common local_unnamed_addr global i64 0, align 8 @ERR_R_INTERNAL_ERROR = common local_unnamed_addr global i32 0, align 4 @EVP_CIPH_FLAG_PIPELINE = common local_unnamed_addr global i32 0, align 4 @SSL3_RT_APPLICATION_DATA = common local_unnamed_addr global i32 0, align 4 @SSL_MODE_ENABLE_PARTIAL_WRITE = common local_unnamed_addr global i32 0, align 4 @EVP_CIPH_FLAG_TLS1_1_MULTIBLOCK = common local_unnamed_addr global i32 0, align 4 @EVP_CTRL_TLS1_1_MULTIBLOCK_AAD = common local_unnamed_addr global i32 0, align 4 @EVP_CTRL_TLS1_1_MULTIBLOCK_ENCRYPT = common local_unnamed_addr global i32 0, align 4 @EVP_CTRL_TLS1_1_MULTIBLOCK_MAX_BUFSIZE = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define i32 @ssl3_write_bytes(ptr noundef %0, i32 noundef %1, ptr noundef %2, i64 noundef %3, ptr nocapture noundef writeonly %4) local_unnamed_addr #0 { %6 = alloca i64, align 8 %7 = getelementptr inbounds i8, ptr %0, i64 48 %8 = getelementptr inbounds i8, ptr %0, i64 96 %9 = load ptr, ptr %8, align 8, !tbaa !6 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %6) #5 %10 = load i32, ptr @SSL_NOTHING, align 4, !tbaa !14 %11 = getelementptr inbounds i8, ptr %0, i64 144 store i32 %10, ptr %11, align 8, !tbaa !15 %12 = load i64, ptr %7, align 8, !tbaa !16 %13 = icmp ugt i64 %12, %3 br i1 %13, label %22, label %14 14: ; preds = %5 %15 = load i64, ptr %9, align 8, !tbaa !17 %16 = icmp eq i64 %15, 0 br i1 %16, label %27, label %17 17: ; preds = %14 %18 = getelementptr inbounds i8, ptr %0, i64 56 %19 = load i64, ptr %18, align 8, !tbaa !19 %20 = add i64 %19, %12 %21 = icmp ugt i64 %20, %3 br i1 %21, label %22, label %27 22: ; preds = %17, %5 %23 = load i32, ptr @SSL_AD_INTERNAL_ERROR, align 4, !tbaa !14 %24 = load i32, ptr @SSL_F_SSL3_WRITE_BYTES, align 4, !tbaa !14 %25 = load i32, ptr @SSL_R_BAD_LENGTH, align 4, !tbaa !14 %26 = tail call i32 @SSLfatal(ptr noundef nonnull %0, i32 noundef %23, i32 noundef %24, i32 noundef %25) #5 br label %263 27: ; preds = %17, %14 %28 = load i64, ptr %0, align 8, !tbaa !20 %29 = load i64, ptr @SSL_EARLY_DATA_WRITING, align 8, !tbaa !21 %30 = icmp eq i64 %28, %29 br i1 %30, label %31, label %36 31: ; preds = %27 %32 = tail call i32 @early_data_count_ok(ptr noundef nonnull %0, i64 noundef %3, i32 noundef 0, i32 noundef 1) #5 %33 = icmp eq i32 %32, 0 br i1 %33, label %263, label %34 34: ; preds = %31 %35 = load i64, ptr %9, align 8, !tbaa !17 br label %36 36: ; preds = %34, %27 %37 = phi i64 [ %35, %34 ], [ %15, %27 ] store i64 0, ptr %7, align 8, !tbaa !16 %38 = icmp eq i64 %37, 0 br i1 %38, label %39, label %46 39: ; preds = %36 %40 = getelementptr inbounds i8, ptr %0, i64 8 %41 = load i64, ptr %40, align 8, !tbaa !22 %42 = load i64, ptr @SSL_KEY_UPDATE_NONE, align 8, !tbaa !21 %43 = icmp eq i64 %41, %42 br i1 %43, label %46, label %44 44: ; preds = %39 %45 = tail call i32 @ossl_statem_set_in_init(ptr noundef nonnull %0, i32 noundef 1) #5 br label %46 46: ; preds = %44, %39, %36 %47 = tail call i64 @SSL_in_init(ptr noundef nonnull %0) #5 %48 = icmp eq i64 %47, 0 br i1 %48, label %63, label %49 49: ; preds = %46 %50 = tail call i32 @ossl_statem_get_in_handshake(ptr noundef nonnull %0) #5 %51 = icmp eq i32 %50, 0 br i1 %51, label %52, label %63 52: ; preds = %49 %53 = load i64, ptr %0, align 8, !tbaa !20 %54 = load i64, ptr @SSL_EARLY_DATA_UNAUTH_WRITING, align 8, !tbaa !21 %55 = icmp eq i64 %53, %54 br i1 %55, label %63, label %56 56: ; preds = %52 %57 = getelementptr inbounds i8, ptr %0, i64 16 %58 = load ptr, ptr %57, align 8, !tbaa !23 %59 = tail call i32 %58(ptr noundef nonnull %0) #5 %60 = icmp slt i32 %59, 0 br i1 %60, label %263, label %61 61: ; preds = %56 %62 = icmp eq i32 %59, 0 br i1 %62, label %263, label %63 63: ; preds = %61, %52, %49, %46 %64 = load i64, ptr %9, align 8, !tbaa !17 %65 = icmp eq i64 %64, 0 br i1 %65, label %76, label %66 66: ; preds = %63 %67 = getelementptr inbounds i8, ptr %2, i64 %12 %68 = getelementptr inbounds i8, ptr %0, i64 56 %69 = load i64, ptr %68, align 8, !tbaa !19 %70 = call i32 @ssl3_write_pending(ptr noundef nonnull %0, i32 noundef %1, ptr noundef %67, i64 noundef %69, ptr noundef nonnull %6) #5 %71 = icmp slt i32 %70, 1 br i1 %71, label %72, label %73 72: ; preds = %66 store i64 %12, ptr %7, align 8, !tbaa !16 br label %263 73: ; preds = %66 %74 = load i64, ptr %6, align 8, !tbaa !21 %75 = add i64 %74, %12 br label %76 76: ; preds = %73, %63 %77 = phi i64 [ %75, %73 ], [ %12, %63 ] %78 = icmp eq i64 %77, %3 br i1 %78, label %79, label %91 79: ; preds = %76 %80 = getelementptr inbounds i8, ptr %0, i64 28 %81 = load i32, ptr %80, align 4, !tbaa !24 %82 = load i32, ptr @SSL_MODE_RELEASE_BUFFERS, align 4, !tbaa !14 %83 = and i32 %82, %81 %84 = icmp eq i32 %83, 0 br i1 %84, label %90, label %85 85: ; preds = %79 %86 = call i32 @SSL_IS_DTLS(ptr noundef nonnull %0) #5 %87 = icmp eq i32 %86, 0 br i1 %87, label %88, label %90 88: ; preds = %85 %89 = call i32 @ssl3_release_write_buffer(ptr noundef nonnull %0) #5 br label %90 90: ; preds = %88, %85, %79 store i64 %3, ptr %4, align 8, !tbaa !21 br label %263 91: ; preds = %76 %92 = sub i64 %3, %77 %93 = call i64 @ssl_get_max_send_fragment(ptr noundef nonnull %0) #5 %94 = call i64 @ssl_get_split_send_fragment(ptr noundef nonnull %0) #5 %95 = getelementptr inbounds i8, ptr %0, i64 32 %96 = load i64, ptr %95, align 8, !tbaa !25 %97 = load i64, ptr @SSL_MAX_PIPELINES, align 8, !tbaa !21 %98 = icmp ugt i64 %96, %97 br i1 %98, label %99, label %104 99: ; preds = %91 %100 = load i32, ptr @SSL_AD_INTERNAL_ERROR, align 4, !tbaa !14 %101 = load i32, ptr @SSL_F_SSL3_WRITE_BYTES, align 4, !tbaa !14 %102 = load i32, ptr @ERR_R_INTERNAL_ERROR, align 4, !tbaa !14 %103 = call i32 @SSLfatal(ptr noundef nonnull %0, i32 noundef %100, i32 noundef %101, i32 noundef %102) #5 br label %263 104: ; preds = %91 %105 = icmp eq i64 %96, 0 br i1 %105, label %119, label %106 106: ; preds = %104 %107 = getelementptr inbounds i8, ptr %0, i64 104 %108 = load ptr, ptr %107, align 8, !tbaa !26 %109 = icmp eq ptr %108, null br i1 %109, label %119, label %110 110: ; preds = %106 %111 = call i32 @EVP_CIPHER_CTX_cipher(ptr noundef nonnull %108) #5 %112 = call i32 @EVP_CIPHER_flags(i32 noundef %111) #5 %113 = load i32, ptr @EVP_CIPH_FLAG_PIPELINE, align 4, !tbaa !14 %114 = and i32 %113, %112 %115 = icmp eq i32 %114, 0 br i1 %115, label %119, label %116 116: ; preds = %110 %117 = call i64 @SSL_USE_EXPLICIT_IV(ptr noundef nonnull %0) #5 %118 = icmp eq i64 %117, 0 br i1 %118, label %119, label %120 119: ; preds = %116, %110, %106, %104 br label %120 120: ; preds = %119, %116 %121 = phi i64 [ 1, %119 ], [ %96, %116 ] %122 = icmp eq i64 %93, 0 %123 = icmp eq i64 %94, 0 %124 = select i1 %122, i1 true, i1 %123 %125 = icmp ugt i64 %94, %93 %126 = select i1 %124, i1 true, i1 %125 br i1 %126, label %131, label %127 127: ; preds = %120 %128 = getelementptr inbounds i8, ptr %0, i64 28 %129 = insertelement <2 x i64> poison, i64 %93, i64 0 %130 = shufflevector <2 x i64> %129, <2 x i64> poison, <2 x i32> zeroinitializer br label %136 131: ; preds = %120 %132 = load i32, ptr @SSL_AD_INTERNAL_ERROR, align 4, !tbaa !14 %133 = load i32, ptr @SSL_F_SSL3_WRITE_BYTES, align 4, !tbaa !14 %134 = load i32, ptr @ERR_R_INTERNAL_ERROR, align 4, !tbaa !14 %135 = call i32 @SSLfatal(ptr noundef nonnull %0, i32 noundef %132, i32 noundef %133, i32 noundef %134) #5 br label %263 136: ; preds = %127, %260 %137 = phi i64 [ %261, %260 ], [ %92, %127 ] %138 = phi i64 [ %262, %260 ], [ %77, %127 ] %139 = load i64, ptr @SSL_MAX_PIPELINES, align 8, !tbaa !21 %140 = call ptr @llvm.stacksave.p0() %141 = alloca i64, i64 %139, align 8 %142 = icmp eq i64 %137, 0 br i1 %142, label %147, label %143 143: ; preds = %136 %144 = add i64 %137, -1 %145 = udiv i64 %144, %94 %146 = add nuw i64 %145, 1 br label %147 147: ; preds = %136, %143 %148 = phi i64 [ %146, %143 ], [ 1, %136 ] %149 = call i64 @llvm.umin.i64(i64 %148, i64 %121) %150 = freeze i64 %137 %151 = freeze i64 %149 %152 = udiv i64 %150, %151 %153 = icmp ult i64 %152, %93 br i1 %153, label %176, label %154 154: ; preds = %147 %155 = call i64 @llvm.umax.i64(i64 %149, i64 1) %156 = icmp ult i64 %149, 8 br i1 %156, label %169, label %157 157: ; preds = %154 %158 = and i64 %155, -8 br label %159 159: ; preds = %159, %157 %160 = phi i64 [ 0, %157 ], [ %165, %159 ] %161 = getelementptr inbounds i64, ptr %141, i64 %160 %162 = getelementptr inbounds i8, ptr %161, i64 16 %163 = getelementptr inbounds i8, ptr %161, i64 32 %164 = getelementptr inbounds i8, ptr %161, i64 48 store <2 x i64> %130, ptr %161, align 8, !tbaa !21 store <2 x i64> %130, ptr %162, align 8, !tbaa !21 store <2 x i64> %130, ptr %163, align 8, !tbaa !21 store <2 x i64> %130, ptr %164, align 8, !tbaa !21 %165 = add nuw i64 %160, 8 %166 = icmp eq i64 %165, %158 br i1 %166, label %167, label %159, !llvm.loop !27 167: ; preds = %159 %168 = icmp eq i64 %149, %158 br i1 %168, label %224, label %169 169: ; preds = %167, %154 %170 = phi i64 [ 0, %154 ], [ %158, %167 ] br label %171 171: ; preds = %169, %171 %172 = phi i64 [ %174, %171 ], [ %170, %169 ] %173 = getelementptr inbounds i64, ptr %141, i64 %172 store i64 %93, ptr %173, align 8, !tbaa !21 %174 = add nuw i64 %172, 1 %175 = icmp eq i64 %174, %155 br i1 %175, label %224, label %171, !llvm.loop !31 176: ; preds = %147 %177 = mul i64 %152, %151 %178 = sub i64 %150, %177 %179 = call i64 @llvm.umax.i64(i64 %149, i64 1) %180 = icmp ult i64 %149, 8 br i1 %180, label %214, label %181 181: ; preds = %176 %182 = and i64 %179, -8 %183 = insertelement <2 x i64> poison, i64 %178, i64 0 %184 = shufflevector <2 x i64> %183, <2 x i64> poison, <2 x i32> zeroinitializer %185 = insertelement <2 x i64> poison, i64 %152, i64 0 %186 = shufflevector <2 x i64> %185, <2 x i64> poison, <2 x i32> zeroinitializer br label %187 187: ; preds = %187, %181 %188 = phi i64 [ 0, %181 ], [ %209, %187 ] %189 = phi <2 x i64> [ <i64 0, i64 1>, %181 ], [ %210, %187 ] %190 = add <2 x i64> %189, <i64 2, i64 2> %191 = add <2 x i64> %189, <i64 4, i64 4> %192 = add <2 x i64> %189, <i64 6, i64 6> %193 = getelementptr inbounds i64, ptr %141, i64 %188 %194 = icmp ult <2 x i64> %189, %184 %195 = icmp ult <2 x i64> %190, %184 %196 = icmp ult <2 x i64> %191, %184 %197 = icmp ult <2 x i64> %192, %184 %198 = zext <2 x i1> %194 to <2 x i64> %199 = zext <2 x i1> %195 to <2 x i64> %200 = zext <2 x i1> %196 to <2 x i64> %201 = zext <2 x i1> %197 to <2 x i64> %202 = add nuw <2 x i64> %186, %198 %203 = add nuw <2 x i64> %186, %199 %204 = add nuw <2 x i64> %186, %200 %205 = add nuw <2 x i64> %186, %201 %206 = getelementptr inbounds i8, ptr %193, i64 16 %207 = getelementptr inbounds i8, ptr %193, i64 32 %208 = getelementptr inbounds i8, ptr %193, i64 48 store <2 x i64> %202, ptr %193, align 8, !tbaa !21 store <2 x i64> %203, ptr %206, align 8, !tbaa !21 store <2 x i64> %204, ptr %207, align 8, !tbaa !21 store <2 x i64> %205, ptr %208, align 8, !tbaa !21 %209 = add nuw i64 %188, 8 %210 = add <2 x i64> %189, <i64 8, i64 8> %211 = icmp eq i64 %209, %182 br i1 %211, label %212, label %187, !llvm.loop !32 212: ; preds = %187 %213 = icmp eq i64 %149, %182 br i1 %213, label %224, label %214 214: ; preds = %212, %176 %215 = phi i64 [ 0, %176 ], [ %182, %212 ] br label %216 216: ; preds = %214, %216 %217 = phi i64 [ %222, %216 ], [ %215, %214 ] %218 = getelementptr inbounds i64, ptr %141, i64 %217 %219 = icmp ult i64 %217, %178 %220 = zext i1 %219 to i64 %221 = add nuw i64 %152, %220 store i64 %221, ptr %218, align 8, !tbaa !21 %222 = add nuw i64 %217, 1 %223 = icmp eq i64 %222, %179 br i1 %223, label %224, label %216, !llvm.loop !33 224: ; preds = %171, %216, %167, %212 %225 = getelementptr inbounds i8, ptr %2, i64 %138 %226 = call i32 @do_ssl3_write(ptr noundef nonnull %0, i32 noundef %1, ptr noundef %225, ptr noundef nonnull %141, i64 noundef %149, i32 noundef 0, ptr noundef nonnull %6) #5 %227 = icmp slt i32 %226, 1 br i1 %227, label %228, label %229 228: ; preds = %224 store i64 %138, ptr %7, align 8, !tbaa !16 br label %258 229: ; preds = %224 %230 = load i64, ptr %6, align 8, !tbaa !21 %231 = icmp eq i64 %230, %137 br i1 %231, label %240, label %232 232: ; preds = %229 %233 = load i32, ptr @SSL3_RT_APPLICATION_DATA, align 4, !tbaa !14 %234 = icmp eq i32 %233, %1 br i1 %234, label %235, label %260 235: ; preds = %232 %236 = load i32, ptr %128, align 4, !tbaa !24 %237 = load i32, ptr @SSL_MODE_ENABLE_PARTIAL_WRITE, align 4, !tbaa !14 %238 = and i32 %237, %236 %239 = icmp eq i32 %238, 0 br i1 %239, label %260, label %240 240: ; preds = %235, %229 %241 = getelementptr inbounds i8, ptr %0, i64 40 %242 = load ptr, ptr %241, align 8, !tbaa !34 store i64 0, ptr %242, align 8, !tbaa !35 %243 = load i64, ptr %6, align 8, !tbaa !21 %244 = icmp eq i64 %243, %137 br i1 %244, label %245, label %255 245: ; preds = %240 %246 = load i32, ptr %128, align 4, !tbaa !24 %247 = load i32, ptr @SSL_MODE_RELEASE_BUFFERS, align 4, !tbaa !14 %248 = and i32 %247, %246 %249 = icmp eq i32 %248, 0 br i1 %249, label %255, label %250 250: ; preds = %245 %251 = call i32 @SSL_IS_DTLS(ptr noundef nonnull %0) #5 %252 = icmp eq i32 %251, 0 br i1 %252, label %253, label %255 253: ; preds = %250 %254 = call i32 @ssl3_release_write_buffer(ptr noundef nonnull %0) #5 br label %255 255: ; preds = %253, %250, %245, %240 %256 = load i64, ptr %6, align 8, !tbaa !21 %257 = add i64 %256, %138 store i64 %257, ptr %4, align 8, !tbaa !21 br label %258 258: ; preds = %228, %255 %259 = phi i32 [ 1, %255 ], [ %226, %228 ] call void @llvm.stackrestore.p0(ptr %140) br label %263 260: ; preds = %232, %235 %261 = sub i64 %137, %230 %262 = add i64 %230, %138 call void @llvm.stackrestore.p0(ptr %140) br label %136 263: ; preds = %258, %61, %56, %31, %131, %99, %90, %72, %22 %264 = phi i32 [ -1, %22 ], [ %70, %72 ], [ 1, %90 ], [ -1, %99 ], [ -1, %131 ], [ -1, %31 ], [ %59, %56 ], [ -1, %61 ], [ %259, %258 ] call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %6) #5 ret i32 %264 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @SSLfatal(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @early_data_count_ok(ptr noundef, i64 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @ossl_statem_set_in_init(ptr noundef, i32 noundef) local_unnamed_addr #2 declare i64 @SSL_in_init(ptr noundef) local_unnamed_addr #2 declare i32 @ossl_statem_get_in_handshake(ptr noundef) local_unnamed_addr #2 declare i32 @ssl3_write_pending(ptr noundef, i32 noundef, ptr noundef, i64 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @SSL_IS_DTLS(ptr noundef) local_unnamed_addr #2 declare i32 @ssl3_release_write_buffer(ptr noundef) local_unnamed_addr #2 declare i64 @ssl_get_max_send_fragment(ptr noundef) local_unnamed_addr #2 declare i64 @ssl_get_split_send_fragment(ptr noundef) local_unnamed_addr #2 declare i32 @EVP_CIPHER_flags(i32 noundef) local_unnamed_addr #2 declare i32 @EVP_CIPHER_CTX_cipher(ptr noundef) local_unnamed_addr #2 declare i64 @SSL_USE_EXPLICIT_IV(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn declare ptr @llvm.stacksave.p0() #3 declare i32 @do_ssl3_write(ptr noundef, i32 noundef, ptr noundef, ptr noundef, i64 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn declare void @llvm.stackrestore.p0(ptr) #3 ; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none) declare i64 @llvm.umin.i64(i64, i64) #4 ; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none) declare i64 @llvm.umax.i64(i64, i64) #4 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn } attributes #4 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) } attributes #5 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !11, i64 96} !7 = !{!"TYPE_29__", !8, i64 0, !8, i64 8, !11, i64 16, !12, i64 24, !12, i64 28, !8, i64 32, !11, i64 40, !13, i64 48, !11, i64 104, !12, i64 112, !11, i64 120, !11, i64 128, !11, i64 136, !12, i64 144} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!"int", !9, i64 0} !13 = !{!"TYPE_27__", !8, i64 0, !8, i64 8, !11, i64 16, !11, i64 24, !12, i64 32, !8, i64 40, !11, i64 48} !14 = !{!12, !12, i64 0} !15 = !{!7, !12, i64 144} !16 = !{!7, !8, i64 48} !17 = !{!18, !8, i64 0} !18 = !{!"TYPE_28__", !8, i64 0, !8, i64 8, !8, i64 16, !11, i64 24} !19 = !{!7, !8, i64 56} !20 = !{!7, !8, i64 0} !21 = !{!8, !8, i64 0} !22 = !{!7, !8, i64 8} !23 = !{!7, !11, i64 16} !24 = !{!7, !12, i64 28} !25 = !{!7, !8, i64 32} !26 = !{!7, !11, i64 104} !27 = distinct !{!27, !28, !29, !30} !28 = !{!"llvm.loop.mustprogress"} !29 = !{!"llvm.loop.isvectorized", i32 1} !30 = !{!"llvm.loop.unroll.runtime.disable"} !31 = distinct !{!31, !28, !30, !29} !32 = distinct !{!32, !28, !29, !30} !33 = distinct !{!33, !28, !30, !29} !34 = !{!7, !11, i64 40} !35 = !{!36, !8, i64 0} !36 = !{!"TYPE_26__", !8, i64 0, !8, i64 8}
freebsd_crypto_openssl_ssl_record_extr_rec_layer_s3.c_ssl3_write_bytes
; ModuleID = 'AnghaBench/linux/drivers/gpu/drm/i915/display/extr_intel_display.c_intel_port_to_tc.c' source_filename = "AnghaBench/linux/drivers/gpu/drm/i915/display/extr_intel_display.c_intel_port_to_tc.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @PORT_TC_NONE = dso_local local_unnamed_addr global i32 0, align 4 @PORT_D = dso_local local_unnamed_addr global i32 0, align 4 @PORT_C = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local i32 @intel_port_to_tc(ptr noundef %0, i32 noundef %1) local_unnamed_addr #0 { %3 = tail call i32 @intel_port_to_phy(ptr noundef %0, i32 noundef %1) #2 %4 = tail call i32 @intel_phy_is_tc(ptr noundef %0, i32 noundef %3) #2 %5 = icmp eq i32 %4, 0 br i1 %5, label %6, label %8 6: ; preds = %2 %7 = load i32, ptr @PORT_TC_NONE, align 4, !tbaa !5 br label %17 8: ; preds = %2 %9 = tail call i32 @INTEL_GEN(ptr noundef %0) #2 %10 = icmp sgt i32 %9, 11 br i1 %10, label %11, label %14 11: ; preds = %8 %12 = load i32, ptr @PORT_D, align 4, !tbaa !5 %13 = sub i32 %1, %12 br label %17 14: ; preds = %8 %15 = load i32, ptr @PORT_C, align 4, !tbaa !5 %16 = sub i32 %1, %15 br label %17 17: ; preds = %14, %11, %6 %18 = phi i32 [ %13, %11 ], [ %16, %14 ], [ %7, %6 ] ret i32 %18 } declare i32 @intel_phy_is_tc(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @intel_port_to_phy(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @INTEL_GEN(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/linux/drivers/gpu/drm/i915/display/extr_intel_display.c_intel_port_to_tc.c' source_filename = "AnghaBench/linux/drivers/gpu/drm/i915/display/extr_intel_display.c_intel_port_to_tc.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @PORT_TC_NONE = common local_unnamed_addr global i32 0, align 4 @PORT_D = common local_unnamed_addr global i32 0, align 4 @PORT_C = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define i32 @intel_port_to_tc(ptr noundef %0, i32 noundef %1) local_unnamed_addr #0 { %3 = tail call i32 @intel_port_to_phy(ptr noundef %0, i32 noundef %1) #2 %4 = tail call i32 @intel_phy_is_tc(ptr noundef %0, i32 noundef %3) #2 %5 = icmp eq i32 %4, 0 br i1 %5, label %6, label %8 6: ; preds = %2 %7 = load i32, ptr @PORT_TC_NONE, align 4, !tbaa !6 br label %17 8: ; preds = %2 %9 = tail call i32 @INTEL_GEN(ptr noundef %0) #2 %10 = icmp sgt i32 %9, 11 br i1 %10, label %11, label %14 11: ; preds = %8 %12 = load i32, ptr @PORT_D, align 4, !tbaa !6 %13 = sub i32 %1, %12 br label %17 14: ; preds = %8 %15 = load i32, ptr @PORT_C, align 4, !tbaa !6 %16 = sub i32 %1, %15 br label %17 17: ; preds = %14, %11, %6 %18 = phi i32 [ %13, %11 ], [ %16, %14 ], [ %7, %6 ] ret i32 %18 } declare i32 @intel_phy_is_tc(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @intel_port_to_phy(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @INTEL_GEN(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
linux_drivers_gpu_drm_i915_display_extr_intel_display.c_intel_port_to_tc
; ModuleID = 'AnghaBench/linux/samples/uhid/extr_uhid-example.c_send_event.c' source_filename = "AnghaBench/linux/samples/uhid/extr_uhid-example.c_send_event.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.uhid_event = type { %struct.TYPE_4__, i32 } %struct.TYPE_4__ = type { %struct.TYPE_3__ } %struct.TYPE_3__ = type { i32, ptr } @UHID_INPUT = dso_local local_unnamed_addr global i32 0, align 4 @btn1_down = dso_local local_unnamed_addr global i64 0, align 8 @btn2_down = dso_local local_unnamed_addr global i64 0, align 8 @btn3_down = dso_local local_unnamed_addr global i64 0, align 8 @abs_hor = dso_local local_unnamed_addr global i32 0, align 4 @abs_ver = dso_local local_unnamed_addr global i32 0, align 4 @wheel = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @send_event], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @send_event(i32 noundef %0) #0 { %2 = alloca %struct.uhid_event, align 8 call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %2) #3 %3 = call i32 @memset(ptr noundef nonnull %2, i32 noundef 0, i32 noundef 24) #3 %4 = load i32, ptr @UHID_INPUT, align 4, !tbaa !5 %5 = getelementptr inbounds %struct.uhid_event, ptr %2, i64 0, i32 1 store i32 %4, ptr %5, align 8, !tbaa !9 store i32 5, ptr %2, align 8, !tbaa !14 %6 = getelementptr inbounds %struct.TYPE_3__, ptr %2, i64 0, i32 1 %7 = load ptr, ptr %6, align 8, !tbaa !15 store i32 1, ptr %7, align 4, !tbaa !5 %8 = load i64, ptr @btn1_down, align 8, !tbaa !16 %9 = icmp eq i64 %8, 0 br i1 %9, label %14, label %10 10: ; preds = %1 %11 = getelementptr inbounds i32, ptr %7, i64 1 %12 = load i32, ptr %11, align 4, !tbaa !5 %13 = or i32 %12, 1 store i32 %13, ptr %11, align 4, !tbaa !5 br label %14 14: ; preds = %10, %1 %15 = load i64, ptr @btn2_down, align 8, !tbaa !16 %16 = icmp eq i64 %15, 0 br i1 %16, label %21, label %17 17: ; preds = %14 %18 = getelementptr inbounds i32, ptr %7, i64 1 %19 = load i32, ptr %18, align 4, !tbaa !5 %20 = or i32 %19, 2 store i32 %20, ptr %18, align 4, !tbaa !5 br label %21 21: ; preds = %17, %14 %22 = load i64, ptr @btn3_down, align 8, !tbaa !16 %23 = icmp eq i64 %22, 0 br i1 %23, label %28, label %24 24: ; preds = %21 %25 = getelementptr inbounds i32, ptr %7, i64 1 %26 = load i32, ptr %25, align 4, !tbaa !5 %27 = or i32 %26, 4 store i32 %27, ptr %25, align 4, !tbaa !5 br label %28 28: ; preds = %24, %21 %29 = load i32, ptr @abs_hor, align 4, !tbaa !5 %30 = getelementptr inbounds i32, ptr %7, i64 2 store i32 %29, ptr %30, align 4, !tbaa !5 %31 = load i32, ptr @abs_ver, align 4, !tbaa !5 %32 = getelementptr inbounds i32, ptr %7, i64 3 store i32 %31, ptr %32, align 4, !tbaa !5 %33 = load i32, ptr @wheel, align 4, !tbaa !5 %34 = getelementptr inbounds i32, ptr %7, i64 4 store i32 %33, ptr %34, align 4, !tbaa !5 %35 = call i32 @uhid_write(i32 noundef %0, ptr noundef nonnull %2) #3 call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %2) #3 ret i32 %35 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @memset(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @uhid_write(i32 noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !6, i64 16} !10 = !{!"uhid_event", !11, i64 0, !6, i64 16} !11 = !{!"TYPE_4__", !12, i64 0} !12 = !{!"TYPE_3__", !6, i64 0, !13, i64 8} !13 = !{!"any pointer", !7, i64 0} !14 = !{!10, !6, i64 0} !15 = !{!10, !13, i64 8} !16 = !{!17, !17, i64 0} !17 = !{!"long", !7, i64 0}
; ModuleID = 'AnghaBench/linux/samples/uhid/extr_uhid-example.c_send_event.c' source_filename = "AnghaBench/linux/samples/uhid/extr_uhid-example.c_send_event.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.uhid_event = type { %struct.TYPE_4__, i32 } %struct.TYPE_4__ = type { %struct.TYPE_3__ } %struct.TYPE_3__ = type { i32, ptr } @UHID_INPUT = common local_unnamed_addr global i32 0, align 4 @btn1_down = common local_unnamed_addr global i64 0, align 8 @btn2_down = common local_unnamed_addr global i64 0, align 8 @btn3_down = common local_unnamed_addr global i64 0, align 8 @abs_hor = common local_unnamed_addr global i32 0, align 4 @abs_ver = common local_unnamed_addr global i32 0, align 4 @wheel = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @send_event], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @send_event(i32 noundef %0) #0 { %2 = alloca %struct.uhid_event, align 8 call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %2) #3 %3 = call i32 @memset(ptr noundef nonnull %2, i32 noundef 0, i32 noundef 24) #3 %4 = load i32, ptr @UHID_INPUT, align 4, !tbaa !6 %5 = getelementptr inbounds i8, ptr %2, i64 16 store i32 %4, ptr %5, align 8, !tbaa !10 store i32 5, ptr %2, align 8, !tbaa !15 %6 = getelementptr inbounds i8, ptr %2, i64 8 %7 = load ptr, ptr %6, align 8, !tbaa !16 store i32 1, ptr %7, align 4, !tbaa !6 %8 = load i64, ptr @btn1_down, align 8, !tbaa !17 %9 = icmp eq i64 %8, 0 br i1 %9, label %14, label %10 10: ; preds = %1 %11 = getelementptr inbounds i8, ptr %7, i64 4 %12 = load i32, ptr %11, align 4, !tbaa !6 %13 = or i32 %12, 1 store i32 %13, ptr %11, align 4, !tbaa !6 br label %14 14: ; preds = %10, %1 %15 = load i64, ptr @btn2_down, align 8, !tbaa !17 %16 = icmp eq i64 %15, 0 br i1 %16, label %21, label %17 17: ; preds = %14 %18 = getelementptr inbounds i8, ptr %7, i64 4 %19 = load i32, ptr %18, align 4, !tbaa !6 %20 = or i32 %19, 2 store i32 %20, ptr %18, align 4, !tbaa !6 br label %21 21: ; preds = %17, %14 %22 = load i64, ptr @btn3_down, align 8, !tbaa !17 %23 = icmp eq i64 %22, 0 br i1 %23, label %28, label %24 24: ; preds = %21 %25 = getelementptr inbounds i8, ptr %7, i64 4 %26 = load i32, ptr %25, align 4, !tbaa !6 %27 = or i32 %26, 4 store i32 %27, ptr %25, align 4, !tbaa !6 br label %28 28: ; preds = %24, %21 %29 = load i32, ptr @abs_hor, align 4, !tbaa !6 %30 = getelementptr inbounds i8, ptr %7, i64 8 store i32 %29, ptr %30, align 4, !tbaa !6 %31 = load i32, ptr @abs_ver, align 4, !tbaa !6 %32 = getelementptr inbounds i8, ptr %7, i64 12 store i32 %31, ptr %32, align 4, !tbaa !6 %33 = load i32, ptr @wheel, align 4, !tbaa !6 %34 = getelementptr inbounds i8, ptr %7, i64 16 store i32 %33, ptr %34, align 4, !tbaa !6 %35 = call i32 @uhid_write(i32 noundef %0, ptr noundef nonnull %2) #3 call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %2) #3 ret i32 %35 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @memset(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @uhid_write(i32 noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !7, i64 16} !11 = !{!"uhid_event", !12, i64 0, !7, i64 16} !12 = !{!"TYPE_4__", !13, i64 0} !13 = !{!"TYPE_3__", !7, i64 0, !14, i64 8} !14 = !{!"any pointer", !8, i64 0} !15 = !{!11, !7, i64 0} !16 = !{!11, !14, i64 8} !17 = !{!18, !18, i64 0} !18 = !{!"long", !8, i64 0}
linux_samples_uhid_extr_uhid-example.c_send_event
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/net/wireless/zd1211rw/extr_zd_mac.c_zd_op_bss_info_changed.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/net/wireless/zd1211rw/extr_zd_mac.c_zd_op_bss_info_changed.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.zd_mac = type { i64, i32, i32, i32, i32, %struct.TYPE_2__ } %struct.TYPE_2__ = type { i32, i32, i32 } %struct.ieee80211_bss_conf = type { i32, i32, i32, i32, i64 } @.str = private unnamed_addr constant [13 x i8] c"changes: %x\0A\00", align 1 @NL80211_IFTYPE_MESH_POINT = dso_local local_unnamed_addr global i64 0, align 8 @NL80211_IFTYPE_ADHOC = dso_local local_unnamed_addr global i64 0, align 8 @NL80211_IFTYPE_AP = dso_local local_unnamed_addr global i64 0, align 8 @BSS_CHANGED_BEACON = dso_local local_unnamed_addr global i32 0, align 4 @BSS_CHANGED_BEACON_ENABLED = dso_local local_unnamed_addr global i32 0, align 4 @jiffies = dso_local local_unnamed_addr global i32 0, align 4 @BSS_CHANGED_ERP_PREAMBLE = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @zd_op_bss_info_changed], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @zd_op_bss_info_changed(ptr noundef %0, ptr noundef %1, ptr nocapture noundef readonly %2, i32 noundef %3) #0 { %5 = tail call ptr @zd_hw_mac(ptr noundef %0) #2 %6 = tail call i32 @zd_mac_dev(ptr noundef %5) #2 %7 = tail call i32 @dev_dbg_f(i32 noundef %6, ptr noundef nonnull @.str, i32 noundef %3) #2 %8 = load i64, ptr %5, align 8, !tbaa !5 %9 = load i64, ptr @NL80211_IFTYPE_MESH_POINT, align 8, !tbaa !12 %10 = icmp eq i64 %8, %9 %11 = load i64, ptr @NL80211_IFTYPE_ADHOC, align 8 %12 = icmp eq i64 %8, %11 %13 = select i1 %10, i1 true, i1 %12 %14 = load i64, ptr @NL80211_IFTYPE_AP, align 8 %15 = icmp eq i64 %8, %14 %16 = select i1 %13, i1 true, i1 %15 br i1 %16, label %17, label %55 17: ; preds = %4 %18 = load i32, ptr @BSS_CHANGED_BEACON, align 4, !tbaa !13 %19 = and i32 %18, %3 %20 = icmp eq i32 %19, 0 br i1 %20, label %29, label %21 21: ; preds = %17 %22 = tail call ptr @ieee80211_beacon_get(ptr noundef %0, ptr noundef %1) #2 %23 = icmp eq ptr %22, null br i1 %23, label %29, label %24 24: ; preds = %21 %25 = getelementptr inbounds %struct.zd_mac, ptr %5, i64 0, i32 4 %26 = tail call i32 @zd_chip_disable_hwint(ptr noundef nonnull %25) #2 %27 = tail call i32 @zd_mac_config_beacon(ptr noundef %0, ptr noundef nonnull %22, i32 noundef 0) #2 %28 = tail call i32 @zd_chip_enable_hwint(ptr noundef nonnull %25) #2 br label %29 29: ; preds = %21, %24, %17 %30 = load i32, ptr @BSS_CHANGED_BEACON_ENABLED, align 4, !tbaa !13 %31 = and i32 %30, %3 %32 = icmp eq i32 %31, 0 br i1 %32, label %59, label %33 33: ; preds = %29 %34 = getelementptr inbounds %struct.ieee80211_bss_conf, ptr %2, i64 0, i32 4 %35 = load i64, ptr %34, align 8, !tbaa !14 %36 = icmp eq i64 %35, 0 br i1 %36, label %42, label %37 37: ; preds = %33 %38 = getelementptr inbounds %struct.ieee80211_bss_conf, ptr %2, i64 0, i32 3 %39 = load i32, ptr %38, align 4, !tbaa !16 %40 = getelementptr inbounds %struct.ieee80211_bss_conf, ptr %2, i64 0, i32 2 %41 = load i32, ptr %40, align 8, !tbaa !17 br label %42 42: ; preds = %37, %33 %43 = phi i32 [ %41, %37 ], [ 0, %33 ] %44 = phi i32 [ %39, %37 ], [ 0, %33 ] %45 = getelementptr inbounds %struct.zd_mac, ptr %5, i64 0, i32 2 %46 = tail call i32 @spin_lock_irq(ptr noundef nonnull %45) #2 %47 = getelementptr inbounds %struct.zd_mac, ptr %5, i64 0, i32 5 %48 = getelementptr inbounds %struct.zd_mac, ptr %5, i64 0, i32 5, i32 2 store i32 %44, ptr %48, align 8, !tbaa !18 %49 = getelementptr inbounds %struct.zd_mac, ptr %5, i64 0, i32 5, i32 1 store i32 %43, ptr %49, align 4, !tbaa !19 %50 = load i32, ptr @jiffies, align 4, !tbaa !13 store i32 %50, ptr %47, align 8, !tbaa !20 %51 = tail call i32 @spin_unlock_irq(ptr noundef nonnull %45) #2 %52 = getelementptr inbounds %struct.zd_mac, ptr %5, i64 0, i32 4 %53 = load i64, ptr %5, align 8, !tbaa !5 %54 = tail call i32 @zd_set_beacon_interval(ptr noundef nonnull %52, i32 noundef %43, i32 noundef %44, i64 noundef %53) #2 br label %59 55: ; preds = %4 %56 = getelementptr inbounds %struct.ieee80211_bss_conf, ptr %2, i64 0, i32 1 %57 = load i32, ptr %56, align 4, !tbaa !21 %58 = tail call i32 @is_valid_ether_addr(i32 noundef %57) #2 br label %59 59: ; preds = %29, %42, %55 %60 = phi i32 [ 1, %42 ], [ 1, %29 ], [ %58, %55 ] %61 = getelementptr inbounds %struct.zd_mac, ptr %5, i64 0, i32 2 %62 = tail call i32 @spin_lock_irq(ptr noundef nonnull %61) #2 %63 = getelementptr inbounds %struct.zd_mac, ptr %5, i64 0, i32 1 store i32 %60, ptr %63, align 8, !tbaa !22 %64 = tail call i32 @spin_unlock_irq(ptr noundef nonnull %61) #2 %65 = load i32, ptr @BSS_CHANGED_ERP_PREAMBLE, align 4, !tbaa !13 %66 = and i32 %65, %3 %67 = icmp eq i32 %66, 0 br i1 %67, label %75, label %68 68: ; preds = %59 %69 = tail call i32 @spin_lock_irq(ptr noundef nonnull %61) #2 %70 = load i32, ptr %2, align 8, !tbaa !23 %71 = getelementptr inbounds %struct.zd_mac, ptr %5, i64 0, i32 3 store i32 %70, ptr %71, align 8, !tbaa !24 %72 = tail call i32 @spin_unlock_irq(ptr noundef nonnull %61) #2 %73 = load i32, ptr %2, align 8, !tbaa !23 %74 = tail call i32 @set_rts_cts(ptr noundef nonnull %5, i32 noundef %73) #2 br label %75 75: ; preds = %68, %59 ret void } declare ptr @zd_hw_mac(ptr noundef) local_unnamed_addr #1 declare i32 @dev_dbg_f(i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @zd_mac_dev(ptr noundef) local_unnamed_addr #1 declare ptr @ieee80211_beacon_get(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i32 @zd_chip_disable_hwint(ptr noundef) local_unnamed_addr #1 declare i32 @zd_mac_config_beacon(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @zd_chip_enable_hwint(ptr noundef) local_unnamed_addr #1 declare i32 @spin_lock_irq(ptr noundef) local_unnamed_addr #1 declare i32 @spin_unlock_irq(ptr noundef) local_unnamed_addr #1 declare i32 @zd_set_beacon_interval(ptr noundef, i32 noundef, i32 noundef, i64 noundef) local_unnamed_addr #1 declare i32 @is_valid_ether_addr(i32 noundef) local_unnamed_addr #1 declare i32 @set_rts_cts(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"zd_mac", !7, i64 0, !10, i64 8, !10, i64 12, !10, i64 16, !10, i64 20, !11, i64 24} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"int", !8, i64 0} !11 = !{!"TYPE_2__", !10, i64 0, !10, i64 4, !10, i64 8} !12 = !{!7, !7, i64 0} !13 = !{!10, !10, i64 0} !14 = !{!15, !7, i64 16} !15 = !{!"ieee80211_bss_conf", !10, i64 0, !10, i64 4, !10, i64 8, !10, i64 12, !7, i64 16} !16 = !{!15, !10, i64 12} !17 = !{!15, !10, i64 8} !18 = !{!6, !10, i64 32} !19 = !{!6, !10, i64 28} !20 = !{!6, !10, i64 24} !21 = !{!15, !10, i64 4} !22 = !{!6, !10, i64 8} !23 = !{!15, !10, i64 0} !24 = !{!6, !10, i64 16}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/net/wireless/zd1211rw/extr_zd_mac.c_zd_op_bss_info_changed.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/net/wireless/zd1211rw/extr_zd_mac.c_zd_op_bss_info_changed.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @.str = private unnamed_addr constant [13 x i8] c"changes: %x\0A\00", align 1 @NL80211_IFTYPE_MESH_POINT = common local_unnamed_addr global i64 0, align 8 @NL80211_IFTYPE_ADHOC = common local_unnamed_addr global i64 0, align 8 @NL80211_IFTYPE_AP = common local_unnamed_addr global i64 0, align 8 @BSS_CHANGED_BEACON = common local_unnamed_addr global i32 0, align 4 @BSS_CHANGED_BEACON_ENABLED = common local_unnamed_addr global i32 0, align 4 @jiffies = common local_unnamed_addr global i32 0, align 4 @BSS_CHANGED_ERP_PREAMBLE = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @zd_op_bss_info_changed], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @zd_op_bss_info_changed(ptr noundef %0, ptr noundef %1, ptr nocapture noundef readonly %2, i32 noundef %3) #0 { %5 = tail call ptr @zd_hw_mac(ptr noundef %0) #2 %6 = tail call i32 @zd_mac_dev(ptr noundef %5) #2 %7 = tail call i32 @dev_dbg_f(i32 noundef %6, ptr noundef nonnull @.str, i32 noundef %3) #2 %8 = load i64, ptr %5, align 8, !tbaa !6 %9 = load i64, ptr @NL80211_IFTYPE_MESH_POINT, align 8, !tbaa !13 %10 = icmp eq i64 %8, %9 %11 = load i64, ptr @NL80211_IFTYPE_ADHOC, align 8 %12 = icmp eq i64 %8, %11 %13 = select i1 %10, i1 true, i1 %12 %14 = load i64, ptr @NL80211_IFTYPE_AP, align 8 %15 = icmp eq i64 %8, %14 %16 = select i1 %13, i1 true, i1 %15 br i1 %16, label %17, label %55 17: ; preds = %4 %18 = load i32, ptr @BSS_CHANGED_BEACON, align 4, !tbaa !14 %19 = and i32 %18, %3 %20 = icmp eq i32 %19, 0 br i1 %20, label %29, label %21 21: ; preds = %17 %22 = tail call ptr @ieee80211_beacon_get(ptr noundef %0, ptr noundef %1) #2 %23 = icmp eq ptr %22, null br i1 %23, label %29, label %24 24: ; preds = %21 %25 = getelementptr inbounds i8, ptr %5, i64 20 %26 = tail call i32 @zd_chip_disable_hwint(ptr noundef nonnull %25) #2 %27 = tail call i32 @zd_mac_config_beacon(ptr noundef %0, ptr noundef nonnull %22, i32 noundef 0) #2 %28 = tail call i32 @zd_chip_enable_hwint(ptr noundef nonnull %25) #2 br label %29 29: ; preds = %21, %24, %17 %30 = load i32, ptr @BSS_CHANGED_BEACON_ENABLED, align 4, !tbaa !14 %31 = and i32 %30, %3 %32 = icmp eq i32 %31, 0 br i1 %32, label %59, label %33 33: ; preds = %29 %34 = getelementptr inbounds i8, ptr %2, i64 16 %35 = load i64, ptr %34, align 8, !tbaa !15 %36 = icmp eq i64 %35, 0 br i1 %36, label %42, label %37 37: ; preds = %33 %38 = getelementptr inbounds i8, ptr %2, i64 12 %39 = load i32, ptr %38, align 4, !tbaa !17 %40 = getelementptr inbounds i8, ptr %2, i64 8 %41 = load i32, ptr %40, align 8, !tbaa !18 br label %42 42: ; preds = %37, %33 %43 = phi i32 [ %41, %37 ], [ 0, %33 ] %44 = phi i32 [ %39, %37 ], [ 0, %33 ] %45 = getelementptr inbounds i8, ptr %5, i64 12 %46 = tail call i32 @spin_lock_irq(ptr noundef nonnull %45) #2 %47 = getelementptr inbounds i8, ptr %5, i64 24 %48 = getelementptr inbounds i8, ptr %5, i64 32 store i32 %44, ptr %48, align 8, !tbaa !19 %49 = getelementptr inbounds i8, ptr %5, i64 28 store i32 %43, ptr %49, align 4, !tbaa !20 %50 = load i32, ptr @jiffies, align 4, !tbaa !14 store i32 %50, ptr %47, align 8, !tbaa !21 %51 = tail call i32 @spin_unlock_irq(ptr noundef nonnull %45) #2 %52 = getelementptr inbounds i8, ptr %5, i64 20 %53 = load i64, ptr %5, align 8, !tbaa !6 %54 = tail call i32 @zd_set_beacon_interval(ptr noundef nonnull %52, i32 noundef %43, i32 noundef %44, i64 noundef %53) #2 br label %59 55: ; preds = %4 %56 = getelementptr inbounds i8, ptr %2, i64 4 %57 = load i32, ptr %56, align 4, !tbaa !22 %58 = tail call i32 @is_valid_ether_addr(i32 noundef %57) #2 br label %59 59: ; preds = %29, %42, %55 %60 = phi i32 [ 1, %42 ], [ 1, %29 ], [ %58, %55 ] %61 = getelementptr inbounds i8, ptr %5, i64 12 %62 = tail call i32 @spin_lock_irq(ptr noundef nonnull %61) #2 %63 = getelementptr inbounds i8, ptr %5, i64 8 store i32 %60, ptr %63, align 8, !tbaa !23 %64 = tail call i32 @spin_unlock_irq(ptr noundef nonnull %61) #2 %65 = load i32, ptr @BSS_CHANGED_ERP_PREAMBLE, align 4, !tbaa !14 %66 = and i32 %65, %3 %67 = icmp eq i32 %66, 0 br i1 %67, label %75, label %68 68: ; preds = %59 %69 = tail call i32 @spin_lock_irq(ptr noundef nonnull %61) #2 %70 = load i32, ptr %2, align 8, !tbaa !24 %71 = getelementptr inbounds i8, ptr %5, i64 16 store i32 %70, ptr %71, align 8, !tbaa !25 %72 = tail call i32 @spin_unlock_irq(ptr noundef nonnull %61) #2 %73 = load i32, ptr %2, align 8, !tbaa !24 %74 = tail call i32 @set_rts_cts(ptr noundef nonnull %5, i32 noundef %73) #2 br label %75 75: ; preds = %68, %59 ret void } declare ptr @zd_hw_mac(ptr noundef) local_unnamed_addr #1 declare i32 @dev_dbg_f(i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @zd_mac_dev(ptr noundef) local_unnamed_addr #1 declare ptr @ieee80211_beacon_get(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i32 @zd_chip_disable_hwint(ptr noundef) local_unnamed_addr #1 declare i32 @zd_mac_config_beacon(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @zd_chip_enable_hwint(ptr noundef) local_unnamed_addr #1 declare i32 @spin_lock_irq(ptr noundef) local_unnamed_addr #1 declare i32 @spin_unlock_irq(ptr noundef) local_unnamed_addr #1 declare i32 @zd_set_beacon_interval(ptr noundef, i32 noundef, i32 noundef, i64 noundef) local_unnamed_addr #1 declare i32 @is_valid_ether_addr(i32 noundef) local_unnamed_addr #1 declare i32 @set_rts_cts(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"zd_mac", !8, i64 0, !11, i64 8, !11, i64 12, !11, i64 16, !11, i64 20, !12, i64 24} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"int", !9, i64 0} !12 = !{!"TYPE_2__", !11, i64 0, !11, i64 4, !11, i64 8} !13 = !{!8, !8, i64 0} !14 = !{!11, !11, i64 0} !15 = !{!16, !8, i64 16} !16 = !{!"ieee80211_bss_conf", !11, i64 0, !11, i64 4, !11, i64 8, !11, i64 12, !8, i64 16} !17 = !{!16, !11, i64 12} !18 = !{!16, !11, i64 8} !19 = !{!7, !11, i64 32} !20 = !{!7, !11, i64 28} !21 = !{!7, !11, i64 24} !22 = !{!16, !11, i64 4} !23 = !{!7, !11, i64 8} !24 = !{!16, !11, i64 0} !25 = !{!7, !11, i64 16}
fastsocket_kernel_drivers_net_wireless_zd1211rw_extr_zd_mac.c_zd_op_bss_info_changed
; ModuleID = 'AnghaBench/qmk_firmware/quantum/split_common/extr_matrix.c_matrix_rows.c' source_filename = "AnghaBench/qmk_firmware/quantum/split_common/extr_matrix.c_matrix_rows.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @MATRIX_ROWS = dso_local local_unnamed_addr global i32 0, align 4 !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/qmk_firmware/quantum/split_common/extr_matrix.c_matrix_rows.c' source_filename = "AnghaBench/qmk_firmware/quantum/split_common/extr_matrix.c_matrix_rows.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @MATRIX_ROWS = common local_unnamed_addr global i32 0, align 4 !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
qmk_firmware_quantum_split_common_extr_matrix.c_matrix_rows
; ModuleID = 'AnghaBench/linux/drivers/gpu/drm/vmwgfx/extr_vmwgfx_mob.c_vmw_mob_create.c' source_filename = "AnghaBench/linux/drivers/gpu/drm/vmwgfx/extr_vmwgfx_mob.c_vmw_mob_create.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @GFP_KERNEL = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local ptr @vmw_mob_create(i64 noundef %0) local_unnamed_addr #0 { %2 = load i32, ptr @GFP_KERNEL, align 4, !tbaa !5 %3 = tail call ptr @kzalloc(i32 noundef 4, i32 noundef %2) #2 %4 = icmp eq ptr %3, null %5 = zext i1 %4 to i32 %6 = tail call i64 @unlikely(i32 noundef %5) #2 %7 = icmp eq i64 %6, 0 br i1 %7, label %8, label %10 8: ; preds = %1 %9 = tail call i32 @vmw_mob_calculate_pt_pages(i64 noundef %0) #2 store i32 %9, ptr %3, align 4, !tbaa !9 br label %10 10: ; preds = %1, %8 %11 = phi ptr [ %3, %8 ], [ null, %1 ] ret ptr %11 } declare ptr @kzalloc(i32 noundef, i32 noundef) local_unnamed_addr #1 declare i64 @unlikely(i32 noundef) local_unnamed_addr #1 declare i32 @vmw_mob_calculate_pt_pages(i64 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !6, i64 0} !10 = !{!"vmw_mob", !6, i64 0}
; ModuleID = 'AnghaBench/linux/drivers/gpu/drm/vmwgfx/extr_vmwgfx_mob.c_vmw_mob_create.c' source_filename = "AnghaBench/linux/drivers/gpu/drm/vmwgfx/extr_vmwgfx_mob.c_vmw_mob_create.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @GFP_KERNEL = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define ptr @vmw_mob_create(i64 noundef %0) local_unnamed_addr #0 { %2 = load i32, ptr @GFP_KERNEL, align 4, !tbaa !6 %3 = tail call ptr @kzalloc(i32 noundef 4, i32 noundef %2) #2 %4 = icmp eq ptr %3, null %5 = zext i1 %4 to i32 %6 = tail call i64 @unlikely(i32 noundef %5) #2 %7 = icmp eq i64 %6, 0 br i1 %7, label %8, label %10 8: ; preds = %1 %9 = tail call i32 @vmw_mob_calculate_pt_pages(i64 noundef %0) #2 store i32 %9, ptr %3, align 4, !tbaa !10 br label %10 10: ; preds = %1, %8 %11 = phi ptr [ %3, %8 ], [ null, %1 ] ret ptr %11 } declare ptr @kzalloc(i32 noundef, i32 noundef) local_unnamed_addr #1 declare i64 @unlikely(i32 noundef) local_unnamed_addr #1 declare i32 @vmw_mob_calculate_pt_pages(i64 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !7, i64 0} !11 = !{!"vmw_mob", !7, i64 0}
linux_drivers_gpu_drm_vmwgfx_extr_vmwgfx_mob.c_vmw_mob_create
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/gpu/drm/i915/extr_intel_sdvo.c_intel_sdvo_debug_write.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/gpu/drm/i915/extr_intel_sdvo.c_intel_sdvo_debug_write.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_3__ = type { i64, i32 } @.str = private unnamed_addr constant [13 x i8] c"%s: W: %02X \00", align 1 @.str.1 = private unnamed_addr constant [6 x i8] c"%02X \00", align 1 @.str.2 = private unnamed_addr constant [4 x i8] c" \00", align 1 @sdvo_cmd_names = dso_local local_unnamed_addr global ptr null, align 8 @.str.3 = private unnamed_addr constant [5 x i8] c"(%s)\00", align 1 @.str.4 = private unnamed_addr constant [7 x i8] c"(%02X)\00", align 1 @.str.5 = private unnamed_addr constant [2 x i8] c"\0A\00", align 1 @llvm.compiler.used = appending global [1 x ptr] [ptr @intel_sdvo_debug_write], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @intel_sdvo_debug_write(ptr noundef %0, i64 noundef %1, ptr nocapture noundef readonly %2, i32 noundef %3) #0 { %5 = tail call i32 @SDVO_NAME(ptr noundef %0) #2 %6 = tail call i32 @DRM_DEBUG_KMS(ptr noundef nonnull @.str, i32 noundef %5, i64 noundef %1) #2 %7 = icmp sgt i32 %3, 0 br i1 %7, label %8, label %12 8: ; preds = %4 %9 = zext nneg i32 %3 to i64 br label %14 10: ; preds = %14 %11 = icmp ult i32 %3, 8 br i1 %11, label %12, label %21 12: ; preds = %4, %10 %13 = phi i32 [ 0, %4 ], [ %3, %10 ] br label %25 14: ; preds = %8, %14 %15 = phi i64 [ 0, %8 ], [ %19, %14 ] %16 = getelementptr inbounds i64, ptr %2, i64 %15 %17 = load i64, ptr %16, align 8, !tbaa !5 %18 = tail call i32 (ptr, ...) @DRM_LOG_KMS(ptr noundef nonnull @.str.1, i64 noundef %17) #2 %19 = add nuw nsw i64 %15, 1 %20 = icmp eq i64 %19, %9 br i1 %20, label %10, label %14, !llvm.loop !9 21: ; preds = %25, %10 %22 = load ptr, ptr @sdvo_cmd_names, align 8, !tbaa !11 %23 = tail call i32 @ARRAY_SIZE(ptr noundef %22) #2 %24 = icmp sgt i32 %23, 0 br i1 %24, label %30, label %48 25: ; preds = %12, %25 %26 = phi i32 [ %28, %25 ], [ %13, %12 ] %27 = tail call i32 (ptr, ...) @DRM_LOG_KMS(ptr noundef nonnull @.str.2) #2 %28 = add nuw i32 %26, 1 %29 = icmp eq i32 %28, 8 br i1 %29, label %21, label %25, !llvm.loop !13 30: ; preds = %21, %41 %31 = phi i64 [ %42, %41 ], [ 0, %21 ] %32 = load ptr, ptr @sdvo_cmd_names, align 8, !tbaa !11 %33 = getelementptr inbounds %struct.TYPE_3__, ptr %32, i64 %31 %34 = load i64, ptr %33, align 8, !tbaa !14 %35 = icmp eq i64 %34, %1 br i1 %35, label %36, label %41 36: ; preds = %30 %37 = trunc i64 %31 to i32 %38 = getelementptr inbounds %struct.TYPE_3__, ptr %32, i64 %31, i32 1 %39 = load i32, ptr %38, align 8, !tbaa !17 %40 = tail call i32 (ptr, ...) @DRM_LOG_KMS(ptr noundef nonnull @.str.3, i32 noundef %39) #2 br label %48 41: ; preds = %30 %42 = add nuw nsw i64 %31, 1 %43 = tail call i32 @ARRAY_SIZE(ptr noundef nonnull %32) #2 %44 = sext i32 %43 to i64 %45 = icmp slt i64 %42, %44 br i1 %45, label %30, label %46, !llvm.loop !18 46: ; preds = %41 %47 = trunc i64 %42 to i32 br label %48 48: ; preds = %46, %21, %36 %49 = phi i32 [ %37, %36 ], [ 0, %21 ], [ %47, %46 ] %50 = load ptr, ptr @sdvo_cmd_names, align 8, !tbaa !11 %51 = tail call i32 @ARRAY_SIZE(ptr noundef %50) #2 %52 = icmp eq i32 %49, %51 br i1 %52, label %53, label %55 53: ; preds = %48 %54 = tail call i32 (ptr, ...) @DRM_LOG_KMS(ptr noundef nonnull @.str.4, i64 noundef %1) #2 br label %55 55: ; preds = %53, %48 %56 = tail call i32 (ptr, ...) @DRM_LOG_KMS(ptr noundef nonnull @.str.5) #2 ret void } declare i32 @DRM_DEBUG_KMS(ptr noundef, i32 noundef, i64 noundef) local_unnamed_addr #1 declare i32 @SDVO_NAME(ptr noundef) local_unnamed_addr #1 declare i32 @DRM_LOG_KMS(ptr noundef, ...) local_unnamed_addr #1 declare i32 @ARRAY_SIZE(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"long", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = distinct !{!9, !10} !10 = !{!"llvm.loop.mustprogress"} !11 = !{!12, !12, i64 0} !12 = !{!"any pointer", !7, i64 0} !13 = distinct !{!13, !10} !14 = !{!15, !6, i64 0} !15 = !{!"TYPE_3__", !6, i64 0, !16, i64 8} !16 = !{!"int", !7, i64 0} !17 = !{!15, !16, i64 8} !18 = distinct !{!18, !10}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/gpu/drm/i915/extr_intel_sdvo.c_intel_sdvo_debug_write.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/gpu/drm/i915/extr_intel_sdvo.c_intel_sdvo_debug_write.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.TYPE_3__ = type { i64, i32 } @.str = private unnamed_addr constant [13 x i8] c"%s: W: %02X \00", align 1 @.str.1 = private unnamed_addr constant [6 x i8] c"%02X \00", align 1 @.str.2 = private unnamed_addr constant [4 x i8] c" \00", align 1 @sdvo_cmd_names = common local_unnamed_addr global ptr null, align 8 @.str.3 = private unnamed_addr constant [5 x i8] c"(%s)\00", align 1 @.str.4 = private unnamed_addr constant [7 x i8] c"(%02X)\00", align 1 @.str.5 = private unnamed_addr constant [2 x i8] c"\0A\00", align 1 @llvm.used = appending global [1 x ptr] [ptr @intel_sdvo_debug_write], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @intel_sdvo_debug_write(ptr noundef %0, i64 noundef %1, ptr nocapture noundef readonly %2, i32 noundef %3) #0 { %5 = tail call i32 @SDVO_NAME(ptr noundef %0) #2 %6 = tail call i32 @DRM_DEBUG_KMS(ptr noundef nonnull @.str, i32 noundef %5, i64 noundef %1) #2 %7 = icmp sgt i32 %3, 0 br i1 %7, label %8, label %12 8: ; preds = %4 %9 = zext nneg i32 %3 to i64 br label %14 10: ; preds = %14 %11 = icmp ult i32 %3, 8 br i1 %11, label %12, label %21 12: ; preds = %4, %10 %13 = phi i32 [ 0, %4 ], [ %3, %10 ] br label %25 14: ; preds = %8, %14 %15 = phi i64 [ 0, %8 ], [ %19, %14 ] %16 = getelementptr inbounds i64, ptr %2, i64 %15 %17 = load i64, ptr %16, align 8, !tbaa !6 %18 = tail call i32 (ptr, ...) @DRM_LOG_KMS(ptr noundef nonnull @.str.1, i64 noundef %17) #2 %19 = add nuw nsw i64 %15, 1 %20 = icmp eq i64 %19, %9 br i1 %20, label %10, label %14, !llvm.loop !10 21: ; preds = %25, %10 %22 = load ptr, ptr @sdvo_cmd_names, align 8, !tbaa !12 %23 = tail call i32 @ARRAY_SIZE(ptr noundef %22) #2 %24 = icmp sgt i32 %23, 0 br i1 %24, label %30, label %48 25: ; preds = %12, %25 %26 = phi i32 [ %28, %25 ], [ %13, %12 ] %27 = tail call i32 (ptr, ...) @DRM_LOG_KMS(ptr noundef nonnull @.str.2) #2 %28 = add nuw i32 %26, 1 %29 = icmp eq i32 %28, 8 br i1 %29, label %21, label %25, !llvm.loop !14 30: ; preds = %21, %41 %31 = phi i64 [ %42, %41 ], [ 0, %21 ] %32 = load ptr, ptr @sdvo_cmd_names, align 8, !tbaa !12 %33 = getelementptr inbounds %struct.TYPE_3__, ptr %32, i64 %31 %34 = load i64, ptr %33, align 8, !tbaa !15 %35 = icmp eq i64 %34, %1 br i1 %35, label %36, label %41 36: ; preds = %30 %37 = trunc nuw nsw i64 %31 to i32 %38 = getelementptr inbounds %struct.TYPE_3__, ptr %32, i64 %31, i32 1 %39 = load i32, ptr %38, align 8, !tbaa !18 %40 = tail call i32 (ptr, ...) @DRM_LOG_KMS(ptr noundef nonnull @.str.3, i32 noundef %39) #2 br label %48 41: ; preds = %30 %42 = add nuw nsw i64 %31, 1 %43 = tail call i32 @ARRAY_SIZE(ptr noundef nonnull %32) #2 %44 = sext i32 %43 to i64 %45 = icmp slt i64 %42, %44 br i1 %45, label %30, label %46, !llvm.loop !19 46: ; preds = %41 %47 = trunc nuw nsw i64 %42 to i32 br label %48 48: ; preds = %46, %21, %36 %49 = phi i32 [ %37, %36 ], [ 0, %21 ], [ %47, %46 ] %50 = load ptr, ptr @sdvo_cmd_names, align 8, !tbaa !12 %51 = tail call i32 @ARRAY_SIZE(ptr noundef %50) #2 %52 = icmp eq i32 %49, %51 br i1 %52, label %53, label %55 53: ; preds = %48 %54 = tail call i32 (ptr, ...) @DRM_LOG_KMS(ptr noundef nonnull @.str.4, i64 noundef %1) #2 br label %55 55: ; preds = %53, %48 %56 = tail call i32 (ptr, ...) @DRM_LOG_KMS(ptr noundef nonnull @.str.5) #2 ret void } declare i32 @DRM_DEBUG_KMS(ptr noundef, i32 noundef, i64 noundef) local_unnamed_addr #1 declare i32 @SDVO_NAME(ptr noundef) local_unnamed_addr #1 declare i32 @DRM_LOG_KMS(ptr noundef, ...) local_unnamed_addr #1 declare i32 @ARRAY_SIZE(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = distinct !{!10, !11} !11 = !{!"llvm.loop.mustprogress"} !12 = !{!13, !13, i64 0} !13 = !{!"any pointer", !8, i64 0} !14 = distinct !{!14, !11} !15 = !{!16, !7, i64 0} !16 = !{!"TYPE_3__", !7, i64 0, !17, i64 8} !17 = !{!"int", !8, i64 0} !18 = !{!16, !17, i64 8} !19 = distinct !{!19, !11}
fastsocket_kernel_drivers_gpu_drm_i915_extr_intel_sdvo.c_intel_sdvo_debug_write
; ModuleID = 'AnghaBench/linux/drivers/usb/host/extr_xhci-tegra.c_extract_field.c' source_filename = "AnghaBench/linux/drivers/usb/host/extr_xhci-tegra.c_extract_field.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @extract_field], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(none) uwtable define internal i64 @extract_field(i32 noundef %0, i32 noundef %1, i32 noundef %2) #0 { %4 = lshr i32 %0, %1 %5 = shl nsw i32 -1, %2 %6 = xor i32 %5, -1 %7 = and i32 %4, %6 %8 = zext nneg i32 %7 to i64 ret i64 %8 } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/linux/drivers/usb/host/extr_xhci-tegra.c_extract_field.c' source_filename = "AnghaBench/linux/drivers/usb/host/extr_xhci-tegra.c_extract_field.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @extract_field], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(none) uwtable(sync) define internal range(i64 0, 4294967296) i64 @extract_field(i32 noundef %0, i32 noundef %1, i32 noundef %2) #0 { %4 = lshr i32 %0, %1 %5 = shl nsw i32 -1, %2 %6 = xor i32 %5, -1 %7 = and i32 %4, %6 %8 = zext nneg i32 %7 to i64 ret i64 %8 } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
linux_drivers_usb_host_extr_xhci-tegra.c_extract_field
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/staging/otus/80211core/extr_cmmsta.c_zfStaProcessDisasoc.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/staging/otus/80211core/extr_cmmsta.c_zfStaProcessDisasoc.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_4__ = type { i64, %struct.TYPE_3__ } %struct.TYPE_3__ = type { ptr } @wd = dso_local local_unnamed_addr global ptr null, align 8 @ZM_MODE_INFRASTRUCTURE = dso_local local_unnamed_addr global i64 0, align 8 @ZM_WLAN_HEADER_A3_OFFSET = dso_local local_unnamed_addr global i64 0, align 8 @ZM_STATUS_MEDIA_DISCONNECT_DISASOC = dso_local local_unnamed_addr global i32 0, align 4 @ZM_STATUS_MEDIA_DISCONNECT_ASOC_FAILED = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local void @zfStaProcessDisasoc(ptr noundef %0, ptr noundef %1) local_unnamed_addr #0 { %3 = tail call i32 @zmw_get_wlan_dev(ptr noundef %0) #2 %4 = load ptr, ptr @wd, align 8, !tbaa !5 %5 = load i64, ptr %4, align 8, !tbaa !9 %6 = load i64, ptr @ZM_MODE_INFRASTRUCTURE, align 8, !tbaa !13 %7 = icmp eq i64 %5, %6 br i1 %7, label %8, label %44 8: ; preds = %2 %9 = load i64, ptr @ZM_WLAN_HEADER_A3_OFFSET, align 8, !tbaa !13 %10 = tail call i64 @zmw_rx_buf_readh(ptr noundef %0, ptr noundef %1, i64 noundef %9) #2 %11 = load i64, ptr @ZM_WLAN_HEADER_A3_OFFSET, align 8, !tbaa !13 %12 = add nsw i64 %11, 2 %13 = tail call i64 @zmw_rx_buf_readh(ptr noundef %0, ptr noundef %1, i64 noundef %12) #2 %14 = load i64, ptr @ZM_WLAN_HEADER_A3_OFFSET, align 8, !tbaa !13 %15 = add nsw i64 %14, 4 %16 = tail call i64 @zmw_rx_buf_readh(ptr noundef %0, ptr noundef %1, i64 noundef %15) #2 %17 = load ptr, ptr @wd, align 8, !tbaa !5 %18 = getelementptr inbounds %struct.TYPE_4__, ptr %17, i64 0, i32 1 %19 = load ptr, ptr %18, align 8, !tbaa !14 %20 = load i64, ptr %19, align 8, !tbaa !13 %21 = icmp eq i64 %10, %20 br i1 %21, label %22, label %44 22: ; preds = %8 %23 = getelementptr inbounds i64, ptr %19, i64 1 %24 = load i64, ptr %23, align 8, !tbaa !13 %25 = icmp eq i64 %13, %24 br i1 %25, label %26, label %44 26: ; preds = %22 %27 = getelementptr inbounds i64, ptr %19, i64 2 %28 = load i64, ptr %27, align 8, !tbaa !13 %29 = icmp eq i64 %16, %28 br i1 %29, label %30, label %44 30: ; preds = %26 %31 = tail call i32 @zfwBufGetSize(ptr noundef %0, ptr noundef %1) #2 %32 = icmp sgt i32 %31, 25 br i1 %32, label %33, label %44 33: ; preds = %30 %34 = tail call i64 @zfStaIsConnected(ptr noundef %0) #2 %35 = icmp eq i64 %34, 0 %36 = load ptr, ptr @wd, align 8, !tbaa !5 %37 = getelementptr inbounds %struct.TYPE_4__, ptr %36, i64 0, i32 1 %38 = load ptr, ptr %37, align 8, !tbaa !14 %39 = select i1 %35, i32 3, i32 2 %40 = load i32, ptr @ZM_STATUS_MEDIA_DISCONNECT_ASOC_FAILED, align 4 %41 = load i32, ptr @ZM_STATUS_MEDIA_DISCONNECT_DISASOC, align 4 %42 = select i1 %35, i32 %40, i32 %41 %43 = tail call i32 @zfStaConnectFail(ptr noundef %0, i32 noundef %42, ptr noundef %38, i32 noundef %39) #2 br label %44 44: ; preds = %33, %8, %22, %26, %30, %2 ret void } declare i32 @zmw_get_wlan_dev(ptr noundef) local_unnamed_addr #1 declare i64 @zmw_rx_buf_readh(ptr noundef, ptr noundef, i64 noundef) local_unnamed_addr #1 declare i32 @zfwBufGetSize(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i64 @zfStaIsConnected(ptr noundef) local_unnamed_addr #1 declare i32 @zfStaConnectFail(ptr noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"any pointer", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !11, i64 0} !10 = !{!"TYPE_4__", !11, i64 0, !12, i64 8} !11 = !{!"long", !7, i64 0} !12 = !{!"TYPE_3__", !6, i64 0} !13 = !{!11, !11, i64 0} !14 = !{!10, !6, i64 8}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/staging/otus/80211core/extr_cmmsta.c_zfStaProcessDisasoc.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/staging/otus/80211core/extr_cmmsta.c_zfStaProcessDisasoc.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @wd = common local_unnamed_addr global ptr null, align 8 @ZM_MODE_INFRASTRUCTURE = common local_unnamed_addr global i64 0, align 8 @ZM_WLAN_HEADER_A3_OFFSET = common local_unnamed_addr global i64 0, align 8 @ZM_STATUS_MEDIA_DISCONNECT_DISASOC = common local_unnamed_addr global i32 0, align 4 @ZM_STATUS_MEDIA_DISCONNECT_ASOC_FAILED = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define void @zfStaProcessDisasoc(ptr noundef %0, ptr noundef %1) local_unnamed_addr #0 { %3 = tail call i32 @zmw_get_wlan_dev(ptr noundef %0) #2 %4 = load ptr, ptr @wd, align 8, !tbaa !6 %5 = load i64, ptr %4, align 8, !tbaa !10 %6 = load i64, ptr @ZM_MODE_INFRASTRUCTURE, align 8, !tbaa !14 %7 = icmp eq i64 %5, %6 br i1 %7, label %8, label %44 8: ; preds = %2 %9 = load i64, ptr @ZM_WLAN_HEADER_A3_OFFSET, align 8, !tbaa !14 %10 = tail call i64 @zmw_rx_buf_readh(ptr noundef %0, ptr noundef %1, i64 noundef %9) #2 %11 = load i64, ptr @ZM_WLAN_HEADER_A3_OFFSET, align 8, !tbaa !14 %12 = add nsw i64 %11, 2 %13 = tail call i64 @zmw_rx_buf_readh(ptr noundef %0, ptr noundef %1, i64 noundef %12) #2 %14 = load i64, ptr @ZM_WLAN_HEADER_A3_OFFSET, align 8, !tbaa !14 %15 = add nsw i64 %14, 4 %16 = tail call i64 @zmw_rx_buf_readh(ptr noundef %0, ptr noundef %1, i64 noundef %15) #2 %17 = load ptr, ptr @wd, align 8, !tbaa !6 %18 = getelementptr inbounds i8, ptr %17, i64 8 %19 = load ptr, ptr %18, align 8, !tbaa !15 %20 = load i64, ptr %19, align 8, !tbaa !14 %21 = icmp eq i64 %10, %20 br i1 %21, label %22, label %44 22: ; preds = %8 %23 = getelementptr inbounds i8, ptr %19, i64 8 %24 = load i64, ptr %23, align 8, !tbaa !14 %25 = icmp eq i64 %13, %24 br i1 %25, label %26, label %44 26: ; preds = %22 %27 = getelementptr inbounds i8, ptr %19, i64 16 %28 = load i64, ptr %27, align 8, !tbaa !14 %29 = icmp eq i64 %16, %28 br i1 %29, label %30, label %44 30: ; preds = %26 %31 = tail call i32 @zfwBufGetSize(ptr noundef %0, ptr noundef %1) #2 %32 = icmp sgt i32 %31, 25 br i1 %32, label %33, label %44 33: ; preds = %30 %34 = tail call i64 @zfStaIsConnected(ptr noundef %0) #2 %35 = icmp eq i64 %34, 0 %36 = load ptr, ptr @wd, align 8, !tbaa !6 %37 = getelementptr inbounds i8, ptr %36, i64 8 %38 = load ptr, ptr %37, align 8, !tbaa !15 %39 = select i1 %35, i32 3, i32 2 %40 = load i32, ptr @ZM_STATUS_MEDIA_DISCONNECT_ASOC_FAILED, align 4 %41 = load i32, ptr @ZM_STATUS_MEDIA_DISCONNECT_DISASOC, align 4 %42 = select i1 %35, i32 %40, i32 %41 %43 = tail call i32 @zfStaConnectFail(ptr noundef %0, i32 noundef %42, ptr noundef %38, i32 noundef %39) #2 br label %44 44: ; preds = %33, %8, %22, %26, %30, %2 ret void } declare i32 @zmw_get_wlan_dev(ptr noundef) local_unnamed_addr #1 declare i64 @zmw_rx_buf_readh(ptr noundef, ptr noundef, i64 noundef) local_unnamed_addr #1 declare i32 @zfwBufGetSize(ptr noundef, ptr noundef) local_unnamed_addr #1 declare i64 @zfStaIsConnected(ptr noundef) local_unnamed_addr #1 declare i32 @zfStaConnectFail(ptr noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !12, i64 0} !11 = !{!"TYPE_4__", !12, i64 0, !13, i64 8} !12 = !{!"long", !8, i64 0} !13 = !{!"TYPE_3__", !7, i64 0} !14 = !{!12, !12, i64 0} !15 = !{!11, !7, i64 8}
fastsocket_kernel_drivers_staging_otus_80211core_extr_cmmsta.c_zfStaProcessDisasoc
; ModuleID = 'AnghaBench/RetroArch/gfx/drivers/extr_fpga_gfx.c_fpga_gfx_set_viewport.c' source_filename = "AnghaBench/RetroArch/gfx/drivers/extr_fpga_gfx.c_fpga_gfx_set_viewport.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @fpga_gfx_set_viewport], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(none) uwtable define internal void @fpga_gfx_set_viewport(ptr nocapture readnone %0, i32 %1, i32 %2, i32 %3, i32 %4) #0 { ret void } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/RetroArch/gfx/drivers/extr_fpga_gfx.c_fpga_gfx_set_viewport.c' source_filename = "AnghaBench/RetroArch/gfx/drivers/extr_fpga_gfx.c_fpga_gfx_set_viewport.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @fpga_gfx_set_viewport], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(none) uwtable(sync) define internal void @fpga_gfx_set_viewport(ptr nocapture readnone %0, i32 %1, i32 %2, i32 %3, i32 %4) #0 { ret void } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
RetroArch_gfx_drivers_extr_fpga_gfx.c_fpga_gfx_set_viewport
; ModuleID = 'AnghaBench/freebsd/contrib/wpa/src/crypto/extr_crypto_libtomcrypt.c_crypto_global_deinit.c' source_filename = "AnghaBench/freebsd/contrib/wpa/src/crypto/extr_crypto_libtomcrypt.c_crypto_global_deinit.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(none) uwtable define dso_local void @crypto_global_deinit() local_unnamed_addr #0 { ret void } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/freebsd/contrib/wpa/src/crypto/extr_crypto_libtomcrypt.c_crypto_global_deinit.c' source_filename = "AnghaBench/freebsd/contrib/wpa/src/crypto/extr_crypto_libtomcrypt.c_crypto_global_deinit.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(none) uwtable(sync) define void @crypto_global_deinit() local_unnamed_addr #0 { ret void } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
freebsd_contrib_wpa_src_crypto_extr_crypto_libtomcrypt.c_crypto_global_deinit
; ModuleID = 'AnghaBench/linux/drivers/target/extr_target_core_user.c_iov_tail.c' source_filename = "AnghaBench/linux/drivers/target/extr_target_core_user.c_iov_tail.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.iovec = type { i64, i64 } @llvm.compiler.used = appending global [1 x ptr] [ptr @iov_tail], section "llvm.metadata" ; Function Attrs: inlinehint mustprogress nofree norecurse nosync nounwind willreturn memory(argmem: read) uwtable define internal i64 @iov_tail(ptr nocapture noundef readonly %0) #0 { %2 = getelementptr inbounds %struct.iovec, ptr %0, i64 0, i32 1 %3 = load i64, ptr %2, align 8, !tbaa !5 %4 = load i64, ptr %0, align 8, !tbaa !10 %5 = add i64 %4, %3 ret i64 %5 } attributes #0 = { inlinehint mustprogress nofree norecurse nosync nounwind willreturn memory(argmem: read) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 8} !6 = !{!"iovec", !7, i64 0, !7, i64 8} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!6, !7, i64 0}
; ModuleID = 'AnghaBench/linux/drivers/target/extr_target_core_user.c_iov_tail.c' source_filename = "AnghaBench/linux/drivers/target/extr_target_core_user.c_iov_tail.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @iov_tail], section "llvm.metadata" ; Function Attrs: inlinehint mustprogress nofree norecurse nosync nounwind ssp willreturn memory(argmem: read) uwtable(sync) define internal i64 @iov_tail(ptr nocapture noundef readonly %0) #0 { %2 = getelementptr inbounds i8, ptr %0, i64 8 %3 = load i64, ptr %2, align 8, !tbaa !6 %4 = load i64, ptr %0, align 8, !tbaa !11 %5 = add i64 %4, %3 ret i64 %5 } attributes #0 = { inlinehint mustprogress nofree norecurse nosync nounwind ssp willreturn memory(argmem: read) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 8} !7 = !{!"iovec", !8, i64 0, !8, i64 8} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!7, !8, i64 0}
linux_drivers_target_extr_target_core_user.c_iov_tail
; ModuleID = 'AnghaBench/freebsd/sys/dev/mxge/extr_if_mxge.c_mxge_submit_req.c' source_filename = "AnghaBench/freebsd/sys/dev/mxge/extr_if_mxge.c_mxge_submit_req.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_9__ = type { i32, i32, ptr } %struct.TYPE_10__ = type { i32 } @llvm.compiler.used = appending global [1 x ptr] [ptr @mxge_submit_req], section "llvm.metadata" ; Function Attrs: inlinehint nounwind uwtable define internal void @mxge_submit_req(ptr noundef %0, ptr noundef %1, i32 noundef %2) #0 { %4 = load i32, ptr %0, align 8, !tbaa !5 %5 = getelementptr inbounds %struct.TYPE_9__, ptr %0, i64 0, i32 1 %6 = load i32, ptr %5, align 4, !tbaa !11 %7 = and i32 %6, %4 %8 = load i32, ptr %1, align 4, !tbaa !12 store i32 0, ptr %1, align 4, !tbaa !12 %9 = tail call i32 (...) @wmb() #2 %10 = getelementptr inbounds %struct.TYPE_9__, ptr %0, i64 0, i32 2 %11 = load ptr, ptr %10, align 8, !tbaa !14 %12 = sext i32 %7 to i64 %13 = getelementptr inbounds %struct.TYPE_10__, ptr %11, i64 %12 %14 = add nsw i32 %7, %2 %15 = load i32, ptr %5, align 4, !tbaa !11 %16 = icmp slt i32 %14, %15 br i1 %16, label %17, label %30 17: ; preds = %3 %18 = add nsw i32 %2, -1 %19 = icmp sgt i32 %2, 1 br i1 %19, label %20, label %32 20: ; preds = %17, %20 %21 = phi i32 [ %28, %20 ], [ 0, %17 ] %22 = phi ptr [ %26, %20 ], [ %1, %17 ] %23 = phi ptr [ %27, %20 ], [ %13, %17 ] %24 = tail call i32 @mxge_pio_copy(ptr noundef %23, ptr noundef nonnull %22, i32 noundef 8) #2 %25 = tail call i32 (...) @wmb() #2 %26 = getelementptr inbounds %struct.TYPE_10__, ptr %22, i64 2 %27 = getelementptr inbounds %struct.TYPE_10__, ptr %23, i64 2 %28 = add nuw nsw i32 %21, 2 %29 = icmp slt i32 %28, %18 br i1 %29, label %20, label %32, !llvm.loop !15 30: ; preds = %3 %31 = tail call i32 @mxge_submit_req_backwards(ptr noundef nonnull %0, ptr noundef nonnull %1, i32 noundef %2) #2 br label %32 32: ; preds = %20, %17, %30 %33 = phi ptr [ %13, %30 ], [ %13, %17 ], [ %27, %20 ] %34 = phi ptr [ %1, %30 ], [ %1, %17 ], [ %26, %20 ] %35 = phi i32 [ 0, %30 ], [ 0, %17 ], [ %28, %20 ] %36 = icmp slt i32 %35, %2 br i1 %36, label %37, label %40 37: ; preds = %32 %38 = tail call i32 @mxge_pio_copy(ptr noundef %33, ptr noundef nonnull %34, i32 noundef 4) #2 %39 = tail call i32 (...) @wmb() #2 br label %40 40: ; preds = %37, %32 store i32 %8, ptr %1, align 4, !tbaa !12 %41 = getelementptr inbounds i32, ptr %1, i64 3 %42 = getelementptr inbounds i32, ptr %13, i64 3 %43 = load i32, ptr %41, align 4, !tbaa !17 store volatile i32 %43, ptr %42, align 4, !tbaa !17 %44 = load i32, ptr %0, align 8, !tbaa !5 %45 = add nsw i32 %44, %2 store i32 %45, ptr %0, align 8, !tbaa !5 %46 = tail call i32 (...) @wmb() #2 ret void } declare i32 @wmb(...) local_unnamed_addr #1 declare i32 @mxge_pio_copy(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @mxge_submit_req_backwards(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { inlinehint nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_9__", !7, i64 0, !7, i64 4, !10, i64 8} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!6, !7, i64 4} !12 = !{!13, !7, i64 0} !13 = !{!"TYPE_10__", !7, i64 0} !14 = !{!6, !10, i64 8} !15 = distinct !{!15, !16} !16 = !{!"llvm.loop.mustprogress"} !17 = !{!7, !7, i64 0}
; ModuleID = 'AnghaBench/freebsd/sys/dev/mxge/extr_if_mxge.c_mxge_submit_req.c' source_filename = "AnghaBench/freebsd/sys/dev/mxge/extr_if_mxge.c_mxge_submit_req.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.TYPE_10__ = type { i32 } @llvm.used = appending global [1 x ptr] [ptr @mxge_submit_req], section "llvm.metadata" ; Function Attrs: inlinehint nounwind ssp uwtable(sync) define internal void @mxge_submit_req(ptr noundef %0, ptr noundef %1, i32 noundef %2) #0 { %4 = load i32, ptr %0, align 8, !tbaa !6 %5 = getelementptr inbounds i8, ptr %0, i64 4 %6 = load i32, ptr %5, align 4, !tbaa !12 %7 = and i32 %6, %4 %8 = load i32, ptr %1, align 4, !tbaa !13 store i32 0, ptr %1, align 4, !tbaa !13 %9 = tail call i32 @wmb() #2 %10 = getelementptr inbounds i8, ptr %0, i64 8 %11 = load ptr, ptr %10, align 8, !tbaa !15 %12 = sext i32 %7 to i64 %13 = getelementptr inbounds %struct.TYPE_10__, ptr %11, i64 %12 %14 = add nsw i32 %7, %2 %15 = load i32, ptr %5, align 4, !tbaa !12 %16 = icmp slt i32 %14, %15 br i1 %16, label %17, label %30 17: ; preds = %3 %18 = add nsw i32 %2, -1 %19 = icmp sgt i32 %2, 1 br i1 %19, label %20, label %32 20: ; preds = %17, %20 %21 = phi i32 [ %28, %20 ], [ 0, %17 ] %22 = phi ptr [ %26, %20 ], [ %1, %17 ] %23 = phi ptr [ %27, %20 ], [ %13, %17 ] %24 = tail call i32 @mxge_pio_copy(ptr noundef %23, ptr noundef nonnull %22, i32 noundef 8) #2 %25 = tail call i32 @wmb() #2 %26 = getelementptr inbounds i8, ptr %22, i64 8 %27 = getelementptr inbounds i8, ptr %23, i64 8 %28 = add nuw nsw i32 %21, 2 %29 = icmp slt i32 %28, %18 br i1 %29, label %20, label %32, !llvm.loop !16 30: ; preds = %3 %31 = tail call i32 @mxge_submit_req_backwards(ptr noundef nonnull %0, ptr noundef nonnull %1, i32 noundef %2) #2 br label %32 32: ; preds = %20, %17, %30 %33 = phi ptr [ %13, %30 ], [ %13, %17 ], [ %27, %20 ] %34 = phi ptr [ %1, %30 ], [ %1, %17 ], [ %26, %20 ] %35 = phi i32 [ 0, %30 ], [ 0, %17 ], [ %28, %20 ] %36 = icmp slt i32 %35, %2 br i1 %36, label %37, label %40 37: ; preds = %32 %38 = tail call i32 @mxge_pio_copy(ptr noundef %33, ptr noundef nonnull %34, i32 noundef 4) #2 %39 = tail call i32 @wmb() #2 br label %40 40: ; preds = %37, %32 store i32 %8, ptr %1, align 4, !tbaa !13 %41 = getelementptr inbounds i8, ptr %1, i64 12 %42 = getelementptr inbounds i8, ptr %13, i64 12 %43 = load i32, ptr %41, align 4, !tbaa !18 store volatile i32 %43, ptr %42, align 4, !tbaa !18 %44 = load i32, ptr %0, align 8, !tbaa !6 %45 = add nsw i32 %44, %2 store i32 %45, ptr %0, align 8, !tbaa !6 %46 = tail call i32 @wmb() #2 ret void } declare i32 @wmb(...) local_unnamed_addr #1 declare i32 @mxge_pio_copy(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @mxge_submit_req_backwards(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { inlinehint nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_9__", !8, i64 0, !8, i64 4, !11, i64 8} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!7, !8, i64 4} !13 = !{!14, !8, i64 0} !14 = !{!"TYPE_10__", !8, i64 0} !15 = !{!7, !11, i64 8} !16 = distinct !{!16, !17} !17 = !{!"llvm.loop.mustprogress"} !18 = !{!8, !8, i64 0}
freebsd_sys_dev_mxge_extr_if_mxge.c_mxge_submit_req
; ModuleID = 'AnghaBench/systemd/src/network/extr_networkctl.c_run.c' source_filename = "AnghaBench/systemd/src/network/extr_networkctl.c_run.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @run], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @run(i32 noundef %0, ptr noundef %1) #0 { %3 = tail call i32 @log_show_color(i32 noundef 1) #2 %4 = tail call i32 (...) @log_parse_environment() #2 %5 = tail call i32 (...) @log_open() #2 %6 = tail call i32 @parse_argv(i32 noundef %0, ptr noundef %1) #2 %7 = icmp slt i32 %6, 1 br i1 %7, label %11, label %8 8: ; preds = %2 %9 = tail call i32 (...) @warn_networkd_missing() #2 %10 = tail call i32 @networkctl_main(i32 noundef %0, ptr noundef %1) #2 br label %11 11: ; preds = %2, %8 %12 = phi i32 [ %10, %8 ], [ %6, %2 ] ret i32 %12 } declare i32 @log_show_color(i32 noundef) local_unnamed_addr #1 declare i32 @log_parse_environment(...) local_unnamed_addr #1 declare i32 @log_open(...) local_unnamed_addr #1 declare i32 @parse_argv(i32 noundef, ptr noundef) local_unnamed_addr #1 declare i32 @warn_networkd_missing(...) local_unnamed_addr #1 declare i32 @networkctl_main(i32 noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/systemd/src/network/extr_networkctl.c_run.c' source_filename = "AnghaBench/systemd/src/network/extr_networkctl.c_run.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @run], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @run(i32 noundef %0, ptr noundef %1) #0 { %3 = tail call i32 @log_show_color(i32 noundef 1) #2 %4 = tail call i32 @log_parse_environment() #2 %5 = tail call i32 @log_open() #2 %6 = tail call i32 @parse_argv(i32 noundef %0, ptr noundef %1) #2 %7 = icmp slt i32 %6, 1 br i1 %7, label %11, label %8 8: ; preds = %2 %9 = tail call i32 @warn_networkd_missing() #2 %10 = tail call i32 @networkctl_main(i32 noundef %0, ptr noundef %1) #2 br label %11 11: ; preds = %2, %8 %12 = phi i32 [ %10, %8 ], [ %6, %2 ] ret i32 %12 } declare i32 @log_show_color(i32 noundef) local_unnamed_addr #1 declare i32 @log_parse_environment(...) local_unnamed_addr #1 declare i32 @log_open(...) local_unnamed_addr #1 declare i32 @parse_argv(i32 noundef, ptr noundef) local_unnamed_addr #1 declare i32 @warn_networkd_missing(...) local_unnamed_addr #1 declare i32 @networkctl_main(i32 noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
systemd_src_network_extr_networkctl.c_run
; ModuleID = 'AnghaBench/libuv/test/extr_test-tcp-connect6-error.c_connect_cb.c' source_filename = "AnghaBench/libuv/test/extr_test-tcp-connect6-error.c_connect_cb.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @connect_cb_called = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @connect_cb], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @connect_cb(ptr noundef readnone %0, i32 %1) #0 { %3 = icmp ne ptr %0, null %4 = zext i1 %3 to i32 %5 = tail call i32 @ASSERT(i32 noundef %4) #2 %6 = load i32, ptr @connect_cb_called, align 4, !tbaa !5 %7 = add nsw i32 %6, 1 store i32 %7, ptr @connect_cb_called, align 4, !tbaa !5 ret void } declare i32 @ASSERT(i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/libuv/test/extr_test-tcp-connect6-error.c_connect_cb.c' source_filename = "AnghaBench/libuv/test/extr_test-tcp-connect6-error.c_connect_cb.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @connect_cb_called = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @connect_cb], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @connect_cb(ptr noundef readnone %0, i32 %1) #0 { %3 = icmp ne ptr %0, null %4 = zext i1 %3 to i32 %5 = tail call i32 @ASSERT(i32 noundef %4) #2 %6 = load i32, ptr @connect_cb_called, align 4, !tbaa !6 %7 = add nsw i32 %6, 1 store i32 %7, ptr @connect_cb_called, align 4, !tbaa !6 ret void } declare i32 @ASSERT(i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
libuv_test_extr_test-tcp-connect6-error.c_connect_cb
; ModuleID = 'AnghaBench/linux/drivers/net/wireless/quantenna/qtnfmac/extr_bus.h_qtnf_fw_is_up.c' source_filename = "AnghaBench/linux/drivers/net/wireless/quantenna/qtnfmac/extr_bus.h_qtnf_fw_is_up.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @QTNF_FW_STATE_ACTIVE = dso_local local_unnamed_addr global i32 0, align 4 @QTNF_FW_STATE_RUNNING = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @qtnf_fw_is_up], section "llvm.metadata" ; Function Attrs: inlinehint mustprogress nofree norecurse nosync nounwind willreturn memory(read, inaccessiblemem: none) uwtable define internal i32 @qtnf_fw_is_up(ptr nocapture noundef readonly %0) #0 { %2 = load i32, ptr %0, align 4, !tbaa !5 %3 = load i32, ptr @QTNF_FW_STATE_ACTIVE, align 4, !tbaa !10 %4 = icmp eq i32 %2, %3 %5 = load i32, ptr @QTNF_FW_STATE_RUNNING, align 4 %6 = icmp eq i32 %2, %5 %7 = select i1 %4, i1 true, i1 %6 %8 = zext i1 %7 to i32 ret i32 %8 } attributes #0 = { inlinehint mustprogress nofree norecurse nosync nounwind willreturn memory(read, inaccessiblemem: none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"qtnf_bus", !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!7, !7, i64 0}
; ModuleID = 'AnghaBench/linux/drivers/net/wireless/quantenna/qtnfmac/extr_bus.h_qtnf_fw_is_up.c' source_filename = "AnghaBench/linux/drivers/net/wireless/quantenna/qtnfmac/extr_bus.h_qtnf_fw_is_up.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @QTNF_FW_STATE_ACTIVE = common local_unnamed_addr global i32 0, align 4 @QTNF_FW_STATE_RUNNING = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @qtnf_fw_is_up], section "llvm.metadata" ; Function Attrs: inlinehint mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, inaccessiblemem: none) uwtable(sync) define internal range(i32 0, 2) i32 @qtnf_fw_is_up(ptr nocapture noundef readonly %0) #0 { %2 = load i32, ptr %0, align 4, !tbaa !6 %3 = load i32, ptr @QTNF_FW_STATE_ACTIVE, align 4, !tbaa !11 %4 = icmp eq i32 %2, %3 %5 = load i32, ptr @QTNF_FW_STATE_RUNNING, align 4 %6 = icmp eq i32 %2, %5 %7 = select i1 %4, i1 true, i1 %6 %8 = zext i1 %7 to i32 ret i32 %8 } attributes #0 = { inlinehint mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, inaccessiblemem: none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"qtnf_bus", !8, i64 0} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!8, !8, i64 0}
linux_drivers_net_wireless_quantenna_qtnfmac_extr_bus.h_qtnf_fw_is_up
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/infiniband/core/extr_verbs.c_ib_create_ah_from_wc.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/infiniband/core/extr_verbs.c_ib_create_ah_from_wc.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.ib_ah_attr = type { i32 } ; Function Attrs: nounwind uwtable define dso_local ptr @ib_create_ah_from_wc(ptr noundef %0, ptr noundef %1, ptr noundef %2, i32 noundef %3) local_unnamed_addr #0 { %5 = alloca %struct.ib_ah_attr, align 4 call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %5) #3 %6 = load i32, ptr %0, align 4, !tbaa !5 %7 = call i32 @ib_init_ah_from_wc(i32 noundef %6, i32 noundef %3, ptr noundef %1, ptr noundef %2, ptr noundef nonnull %5) #3 %8 = icmp eq i32 %7, 0 br i1 %8, label %11, label %9 9: ; preds = %4 %10 = call ptr @ERR_PTR(i32 noundef %7) #3 br label %13 11: ; preds = %4 %12 = call ptr @ib_create_ah(ptr noundef nonnull %0, ptr noundef nonnull %5) #3 br label %13 13: ; preds = %11, %9 %14 = phi ptr [ %10, %9 ], [ %12, %11 ] call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %5) #3 ret ptr %14 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @ib_init_ah_from_wc(i32 noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare ptr @ERR_PTR(i32 noundef) local_unnamed_addr #2 declare ptr @ib_create_ah(ptr noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"ib_pd", !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/infiniband/core/extr_verbs.c_ib_create_ah_from_wc.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/infiniband/core/extr_verbs.c_ib_create_ah_from_wc.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.ib_ah_attr = type { i32 } ; Function Attrs: nounwind ssp uwtable(sync) define ptr @ib_create_ah_from_wc(ptr noundef %0, ptr noundef %1, ptr noundef %2, i32 noundef %3) local_unnamed_addr #0 { %5 = alloca %struct.ib_ah_attr, align 4 call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %5) #3 %6 = load i32, ptr %0, align 4, !tbaa !6 %7 = call i32 @ib_init_ah_from_wc(i32 noundef %6, i32 noundef %3, ptr noundef %1, ptr noundef %2, ptr noundef nonnull %5) #3 %8 = icmp eq i32 %7, 0 br i1 %8, label %11, label %9 9: ; preds = %4 %10 = call ptr @ERR_PTR(i32 noundef %7) #3 br label %13 11: ; preds = %4 %12 = call ptr @ib_create_ah(ptr noundef nonnull %0, ptr noundef nonnull %5) #3 br label %13 13: ; preds = %11, %9 %14 = phi ptr [ %10, %9 ], [ %12, %11 ] call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %5) #3 ret ptr %14 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @ib_init_ah_from_wc(i32 noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare ptr @ERR_PTR(i32 noundef) local_unnamed_addr #2 declare ptr @ib_create_ah(ptr noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"ib_pd", !8, i64 0} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"}
fastsocket_kernel_drivers_infiniband_core_extr_verbs.c_ib_create_ah_from_wc
; ModuleID = 'AnghaBench/linux/drivers/scsi/lpfc/extr_lpfc_attr.c_lpfc_npiv_info_show.c' source_filename = "AnghaBench/linux/drivers/scsi/lpfc/extr_lpfc_attr.c_lpfc_npiv_info_show.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.lpfc_vport = type { i64, i32, ptr } @PAGE_SIZE = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [20 x i8] c"NPIV Not Supported\0A\00", align 1 @LPFC_PHYSICAL_PORT = dso_local local_unnamed_addr global i64 0, align 8 @.str.1 = private unnamed_addr constant [15 x i8] c"NPIV Physical\0A\00", align 1 @.str.2 = private unnamed_addr constant [23 x i8] c"NPIV Virtual (VPI %d)\0A\00", align 1 @llvm.compiler.used = appending global [1 x ptr] [ptr @lpfc_npiv_info_show], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @lpfc_npiv_info_show(ptr noundef %0, ptr nocapture readnone %1, ptr noundef %2) #0 { %4 = tail call ptr @class_to_shost(ptr noundef %0) #2 %5 = load i64, ptr %4, align 8, !tbaa !5 %6 = inttoptr i64 %5 to ptr %7 = getelementptr inbounds %struct.lpfc_vport, ptr %6, i64 0, i32 2 %8 = load ptr, ptr %7, align 8, !tbaa !10 %9 = load i32, ptr %8, align 4, !tbaa !14 %10 = icmp eq i32 %9, 0 br i1 %10, label %11, label %14 11: ; preds = %3 %12 = load i32, ptr @PAGE_SIZE, align 4, !tbaa !16 %13 = tail call i32 (ptr, i32, ptr, ...) @scnprintf(ptr noundef %2, i32 noundef %12, ptr noundef nonnull @.str) #2 br label %25 14: ; preds = %3 %15 = load i64, ptr %6, align 8, !tbaa !17 %16 = load i64, ptr @LPFC_PHYSICAL_PORT, align 8, !tbaa !18 %17 = icmp eq i64 %15, %16 %18 = load i32, ptr @PAGE_SIZE, align 4, !tbaa !16 br i1 %17, label %19, label %21 19: ; preds = %14 %20 = tail call i32 (ptr, i32, ptr, ...) @scnprintf(ptr noundef %2, i32 noundef %18, ptr noundef nonnull @.str.1) #2 br label %25 21: ; preds = %14 %22 = getelementptr inbounds %struct.lpfc_vport, ptr %6, i64 0, i32 1 %23 = load i32, ptr %22, align 8, !tbaa !19 %24 = tail call i32 (ptr, i32, ptr, ...) @scnprintf(ptr noundef %2, i32 noundef %18, ptr noundef nonnull @.str.2, i32 noundef %23) #2 br label %25 25: ; preds = %21, %19, %11 %26 = phi i32 [ %20, %19 ], [ %24, %21 ], [ %13, %11 ] ret i32 %26 } declare ptr @class_to_shost(ptr noundef) local_unnamed_addr #1 declare i32 @scnprintf(ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"Scsi_Host", !7, i64 0} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !13, i64 16} !11 = !{!"lpfc_vport", !7, i64 0, !12, i64 8, !13, i64 16} !12 = !{!"int", !8, i64 0} !13 = !{!"any pointer", !8, i64 0} !14 = !{!15, !12, i64 0} !15 = !{!"lpfc_hba", !12, i64 0} !16 = !{!12, !12, i64 0} !17 = !{!11, !7, i64 0} !18 = !{!7, !7, i64 0} !19 = !{!11, !12, i64 8}
; ModuleID = 'AnghaBench/linux/drivers/scsi/lpfc/extr_lpfc_attr.c_lpfc_npiv_info_show.c' source_filename = "AnghaBench/linux/drivers/scsi/lpfc/extr_lpfc_attr.c_lpfc_npiv_info_show.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @PAGE_SIZE = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [20 x i8] c"NPIV Not Supported\0A\00", align 1 @LPFC_PHYSICAL_PORT = common local_unnamed_addr global i64 0, align 8 @.str.1 = private unnamed_addr constant [15 x i8] c"NPIV Physical\0A\00", align 1 @.str.2 = private unnamed_addr constant [23 x i8] c"NPIV Virtual (VPI %d)\0A\00", align 1 @llvm.used = appending global [1 x ptr] [ptr @lpfc_npiv_info_show], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @lpfc_npiv_info_show(ptr noundef %0, ptr nocapture readnone %1, ptr noundef %2) #0 { %4 = tail call ptr @class_to_shost(ptr noundef %0) #2 %5 = load i64, ptr %4, align 8, !tbaa !6 %6 = inttoptr i64 %5 to ptr %7 = getelementptr inbounds i8, ptr %6, i64 16 %8 = load ptr, ptr %7, align 8, !tbaa !11 %9 = load i32, ptr %8, align 4, !tbaa !15 %10 = icmp eq i32 %9, 0 br i1 %10, label %11, label %14 11: ; preds = %3 %12 = load i32, ptr @PAGE_SIZE, align 4, !tbaa !17 %13 = tail call i32 (ptr, i32, ptr, ...) @scnprintf(ptr noundef %2, i32 noundef %12, ptr noundef nonnull @.str) #2 br label %25 14: ; preds = %3 %15 = load i64, ptr %6, align 8, !tbaa !18 %16 = load i64, ptr @LPFC_PHYSICAL_PORT, align 8, !tbaa !19 %17 = icmp eq i64 %15, %16 %18 = load i32, ptr @PAGE_SIZE, align 4, !tbaa !17 br i1 %17, label %19, label %21 19: ; preds = %14 %20 = tail call i32 (ptr, i32, ptr, ...) @scnprintf(ptr noundef %2, i32 noundef %18, ptr noundef nonnull @.str.1) #2 br label %25 21: ; preds = %14 %22 = getelementptr inbounds i8, ptr %6, i64 8 %23 = load i32, ptr %22, align 8, !tbaa !20 %24 = tail call i32 (ptr, i32, ptr, ...) @scnprintf(ptr noundef %2, i32 noundef %18, ptr noundef nonnull @.str.2, i32 noundef %23) #2 br label %25 25: ; preds = %21, %19, %11 %26 = phi i32 [ %20, %19 ], [ %24, %21 ], [ %13, %11 ] ret i32 %26 } declare ptr @class_to_shost(ptr noundef) local_unnamed_addr #1 declare i32 @scnprintf(ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"Scsi_Host", !8, i64 0} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !14, i64 16} !12 = !{!"lpfc_vport", !8, i64 0, !13, i64 8, !14, i64 16} !13 = !{!"int", !9, i64 0} !14 = !{!"any pointer", !9, i64 0} !15 = !{!16, !13, i64 0} !16 = !{!"lpfc_hba", !13, i64 0} !17 = !{!13, !13, i64 0} !18 = !{!12, !8, i64 0} !19 = !{!8, !8, i64 0} !20 = !{!12, !13, i64 8}
linux_drivers_scsi_lpfc_extr_lpfc_attr.c_lpfc_npiv_info_show
; ModuleID = 'AnghaBench/linux/drivers/media/usb/dvb-usb/extr_dtt200u.c_dtt200u_power_ctrl.c' source_filename = "AnghaBench/linux/drivers/media/usb/dvb-usb/extr_dtt200u.c_dtt200u_power_ctrl.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.dvb_usb_device = type { i32, ptr } @SET_INIT = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @dtt200u_power_ctrl], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @dtt200u_power_ctrl(ptr noundef %0, i32 noundef %1) #0 { %3 = getelementptr inbounds %struct.dvb_usb_device, ptr %0, i64 0, i32 1 %4 = load ptr, ptr %3, align 8, !tbaa !5 %5 = tail call i32 @mutex_lock(ptr noundef %0) #2 %6 = load i32, ptr @SET_INIT, align 4, !tbaa !11 %7 = load ptr, ptr %4, align 8, !tbaa !12 store i32 %6, ptr %7, align 4, !tbaa !11 %8 = icmp eq i32 %1, 0 br i1 %8, label %11, label %9 9: ; preds = %2 %10 = tail call i32 @dvb_usb_generic_write(ptr noundef nonnull %0, ptr noundef nonnull %7, i32 noundef 2) #2 br label %11 11: ; preds = %9, %2 %12 = phi i32 [ %10, %9 ], [ 0, %2 ] %13 = tail call i32 @mutex_unlock(ptr noundef nonnull %0) #2 ret i32 %12 } declare i32 @mutex_lock(ptr noundef) local_unnamed_addr #1 declare i32 @dvb_usb_generic_write(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @mutex_unlock(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !10, i64 8} !6 = !{!"dvb_usb_device", !7, i64 0, !10, i64 8} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!7, !7, i64 0} !12 = !{!13, !10, i64 0} !13 = !{!"dtt200u_state", !10, i64 0}
; ModuleID = 'AnghaBench/linux/drivers/media/usb/dvb-usb/extr_dtt200u.c_dtt200u_power_ctrl.c' source_filename = "AnghaBench/linux/drivers/media/usb/dvb-usb/extr_dtt200u.c_dtt200u_power_ctrl.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @SET_INIT = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @dtt200u_power_ctrl], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @dtt200u_power_ctrl(ptr noundef %0, i32 noundef %1) #0 { %3 = getelementptr inbounds i8, ptr %0, i64 8 %4 = load ptr, ptr %3, align 8, !tbaa !6 %5 = tail call i32 @mutex_lock(ptr noundef %0) #2 %6 = load i32, ptr @SET_INIT, align 4, !tbaa !12 %7 = load ptr, ptr %4, align 8, !tbaa !13 store i32 %6, ptr %7, align 4, !tbaa !12 %8 = icmp eq i32 %1, 0 br i1 %8, label %11, label %9 9: ; preds = %2 %10 = tail call i32 @dvb_usb_generic_write(ptr noundef nonnull %0, ptr noundef nonnull %7, i32 noundef 2) #2 br label %11 11: ; preds = %9, %2 %12 = phi i32 [ %10, %9 ], [ 0, %2 ] %13 = tail call i32 @mutex_unlock(ptr noundef nonnull %0) #2 ret i32 %12 } declare i32 @mutex_lock(ptr noundef) local_unnamed_addr #1 declare i32 @dvb_usb_generic_write(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @mutex_unlock(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !11, i64 8} !7 = !{!"dvb_usb_device", !8, i64 0, !11, i64 8} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!8, !8, i64 0} !13 = !{!14, !11, i64 0} !14 = !{!"dtt200u_state", !11, i64 0}
linux_drivers_media_usb_dvb-usb_extr_dtt200u.c_dtt200u_power_ctrl
; ModuleID = 'AnghaBench/FFmpeg/libavutil/extr_frame.c_av_frame_remove_side_data.c' source_filename = "AnghaBench/FFmpeg/libavutil/extr_frame.c_av_frame_remove_side_data.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_6__ = type { i32, ptr } ; Function Attrs: nounwind uwtable define dso_local void @av_frame_remove_side_data(ptr nocapture noundef %0, i32 noundef %1) local_unnamed_addr #0 { %3 = load i32, ptr %0, align 8, !tbaa !5 %4 = icmp sgt i32 %3, 0 br i1 %4, label %5, label %28 5: ; preds = %2 %6 = getelementptr inbounds %struct.TYPE_6__, ptr %0, i64 0, i32 1 %7 = zext nneg i32 %3 to i64 br label %8 8: ; preds = %5, %26 %9 = phi i64 [ %7, %5 ], [ %10, %26 ] %10 = add nsw i64 %9, -1 %11 = load ptr, ptr %6, align 8, !tbaa !11 %12 = getelementptr inbounds ptr, ptr %11, i64 %10 %13 = load ptr, ptr %12, align 8, !tbaa !12 %14 = load i32, ptr %13, align 4, !tbaa !13 %15 = icmp eq i32 %14, %1 br i1 %15, label %16, label %26 16: ; preds = %8 %17 = tail call i32 @free_side_data(ptr noundef nonnull %12) #2 %18 = load ptr, ptr %6, align 8, !tbaa !11 %19 = load i32, ptr %0, align 8, !tbaa !5 %20 = sext i32 %19 to i64 %21 = getelementptr ptr, ptr %18, i64 %20 %22 = getelementptr ptr, ptr %21, i64 -1 %23 = load ptr, ptr %22, align 8, !tbaa !12 %24 = getelementptr inbounds ptr, ptr %18, i64 %10 store ptr %23, ptr %24, align 8, !tbaa !12 %25 = add nsw i32 %19, -1 store i32 %25, ptr %0, align 8, !tbaa !5 br label %26 26: ; preds = %16, %8 %27 = icmp ugt i64 %9, 1 br i1 %27, label %8, label %28, !llvm.loop !15 28: ; preds = %26, %2 ret void } declare i32 @free_side_data(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_6__", !7, i64 0, !10, i64 8} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!6, !10, i64 8} !12 = !{!10, !10, i64 0} !13 = !{!14, !7, i64 0} !14 = !{!"TYPE_5__", !7, i64 0} !15 = distinct !{!15, !16} !16 = !{!"llvm.loop.mustprogress"}
; ModuleID = 'AnghaBench/FFmpeg/libavutil/extr_frame.c_av_frame_remove_side_data.c' source_filename = "AnghaBench/FFmpeg/libavutil/extr_frame.c_av_frame_remove_side_data.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" ; Function Attrs: nounwind ssp uwtable(sync) define void @av_frame_remove_side_data(ptr nocapture noundef %0, i32 noundef %1) local_unnamed_addr #0 { %3 = load i32, ptr %0, align 8, !tbaa !6 %4 = icmp sgt i32 %3, 0 br i1 %4, label %5, label %28 5: ; preds = %2 %6 = getelementptr inbounds i8, ptr %0, i64 8 %7 = zext nneg i32 %3 to i64 br label %8 8: ; preds = %5, %26 %9 = phi i64 [ %7, %5 ], [ %10, %26 ] %10 = add nsw i64 %9, -1 %11 = load ptr, ptr %6, align 8, !tbaa !12 %12 = getelementptr inbounds ptr, ptr %11, i64 %10 %13 = load ptr, ptr %12, align 8, !tbaa !13 %14 = load i32, ptr %13, align 4, !tbaa !14 %15 = icmp eq i32 %14, %1 br i1 %15, label %16, label %26 16: ; preds = %8 %17 = tail call i32 @free_side_data(ptr noundef nonnull %12) #2 %18 = load ptr, ptr %6, align 8, !tbaa !12 %19 = load i32, ptr %0, align 8, !tbaa !6 %20 = sext i32 %19 to i64 %21 = getelementptr ptr, ptr %18, i64 %20 %22 = getelementptr i8, ptr %21, i64 -8 %23 = load ptr, ptr %22, align 8, !tbaa !13 %24 = getelementptr inbounds ptr, ptr %18, i64 %10 store ptr %23, ptr %24, align 8, !tbaa !13 %25 = add nsw i32 %19, -1 store i32 %25, ptr %0, align 8, !tbaa !6 br label %26 26: ; preds = %16, %8 %27 = icmp ugt i64 %9, 1 br i1 %27, label %8, label %28, !llvm.loop !16 28: ; preds = %26, %2 ret void } declare i32 @free_side_data(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_6__", !8, i64 0, !11, i64 8} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!7, !11, i64 8} !13 = !{!11, !11, i64 0} !14 = !{!15, !8, i64 0} !15 = !{!"TYPE_5__", !8, i64 0} !16 = distinct !{!16, !17} !17 = !{!"llvm.loop.mustprogress"}
FFmpeg_libavutil_extr_frame.c_av_frame_remove_side_data
; ModuleID = 'AnghaBench/freebsd/sys/dev/bwn/extr_if_bwn_phy_g.c_bwn_phy_init_b5.c' source_filename = "AnghaBench/freebsd/sys/dev/bwn/extr_if_bwn_phy_g.c_bwn_phy_init_b5.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.bwn_mac = type { i32, ptr, %struct.bwn_phy } %struct.bwn_phy = type { i32, i32, i32, i32, i64, %struct.bwn_phy_g } %struct.bwn_phy_g = type { i32, i32, i32 } %struct.TYPE_2__ = type { i64, i64 } @PCI_VENDOR_BROADCOM = dso_local local_unnamed_addr global i64 0, align 8 @BHND_BOARD_BU4306 = dso_local local_unnamed_addr global i64 0, align 8 @BWN_PHY_RADIO = dso_local local_unnamed_addr global i32 0, align 4 @BWN_MAC_FLAG_BADFRAME_PREEMP = dso_local local_unnamed_addr global i32 0, align 4 @BWN_PHY_RADIO_BITFIELD = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @bwn_phy_init_b5], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @bwn_phy_init_b5(ptr noundef %0) #0 { %2 = getelementptr inbounds %struct.bwn_mac, ptr %0, i64 0, i32 2 %3 = getelementptr inbounds %struct.bwn_mac, ptr %0, i64 0, i32 2, i32 5 %4 = getelementptr inbounds %struct.bwn_mac, ptr %0, i64 0, i32 1 %5 = load ptr, ptr %4, align 8, !tbaa !5 %6 = load i32, ptr %2, align 8, !tbaa !14 %7 = icmp eq i32 %6, 1 br i1 %7, label %8, label %10 8: ; preds = %1 %9 = tail call i32 @BWN_RF_SET(ptr noundef nonnull %0, i32 noundef 122, i32 noundef 80) #2 br label %10 10: ; preds = %8, %1 %11 = load i64, ptr %5, align 8, !tbaa !15 %12 = load i64, ptr @PCI_VENDOR_BROADCOM, align 8, !tbaa !18 %13 = icmp eq i64 %11, %12 br i1 %13, label %26, label %14 14: ; preds = %10 %15 = getelementptr inbounds %struct.TYPE_2__, ptr %5, i64 0, i32 1 %16 = load i64, ptr %15, align 8, !tbaa !19 %17 = load i64, ptr @BHND_BOARD_BU4306, align 8, !tbaa !18 %18 = icmp eq i64 %16, %17 br i1 %18, label %26, label %19 19: ; preds = %14, %19 %20 = phi i32 [ %24, %19 ], [ 168, %14 ] %21 = phi i32 [ %23, %19 ], [ 8480, %14 ] %22 = tail call i32 @BWN_PHY_WRITE(ptr noundef %0, i32 noundef %20, i32 noundef %21) #2 %23 = add nuw nsw i32 %21, 514 %24 = add nuw nsw i32 %20, 1 %25 = icmp eq i32 %24, 199 br i1 %25, label %26, label %19, !llvm.loop !20 26: ; preds = %19, %14, %10 %27 = tail call i32 @BWN_PHY_SETMASK(ptr noundef %0, i32 noundef 53, i32 noundef 61695, i32 noundef 1792) #2 %28 = getelementptr inbounds %struct.bwn_mac, ptr %0, i64 0, i32 2, i32 1 %29 = load i32, ptr %28, align 4, !tbaa !22 %30 = icmp eq i32 %29, 8272 br i1 %30, label %31, label %33 31: ; preds = %26 %32 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 56, i32 noundef 1639) #2 br label %33 33: ; preds = %31, %26 %34 = getelementptr inbounds %struct.bwn_mac, ptr %0, i64 0, i32 2, i32 4 %35 = load i64, ptr %34, align 8, !tbaa !23 %36 = icmp eq i64 %35, 0 br i1 %36, label %37, label %41 37: ; preds = %33 %38 = getelementptr inbounds %struct.bwn_mac, ptr %0, i64 0, i32 2, i32 2 %39 = load i32, ptr %38, align 8, !tbaa !24 %40 = icmp sgt i32 %39, 1 br i1 %40, label %41, label %56 41: ; preds = %37, %33 %42 = load i32, ptr %28, align 4, !tbaa !22 %43 = icmp eq i32 %42, 8272 br i1 %43, label %44, label %47 44: ; preds = %41 %45 = tail call i32 @BWN_RF_SET(ptr noundef nonnull %0, i32 noundef 122, i32 noundef 32) #2 %46 = tail call i32 @BWN_RF_SET(ptr noundef nonnull %0, i32 noundef 81, i32 noundef 4) #2 br label %47 47: ; preds = %44, %41 %48 = load i32, ptr @BWN_PHY_RADIO, align 4, !tbaa !25 %49 = tail call i32 @BWN_WRITE_2(ptr noundef nonnull %0, i32 noundef %48, i32 noundef 0) #2 %50 = tail call i32 @BWN_PHY_SET(ptr noundef nonnull %0, i32 noundef 2050, i32 noundef 256) #2 %51 = tail call i32 @BWN_PHY_SET(ptr noundef nonnull %0, i32 noundef 1067, i32 noundef 8192) #2 %52 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 28, i32 noundef 6250) #2 %53 = tail call i32 @BWN_PHY_SETMASK(ptr noundef nonnull %0, i32 noundef 19, i32 noundef 255, i32 noundef 6400) #2 %54 = tail call i32 @BWN_PHY_SETMASK(ptr noundef nonnull %0, i32 noundef 53, i32 noundef 65472, i32 noundef 100) #2 %55 = tail call i32 @BWN_PHY_SETMASK(ptr noundef nonnull %0, i32 noundef 93, i32 noundef 65408, i32 noundef 10) #2 br label %56 56: ; preds = %47, %37 %57 = load i32, ptr %0, align 8, !tbaa !26 %58 = load i32, ptr @BWN_MAC_FLAG_BADFRAME_PREEMP, align 4, !tbaa !25 %59 = and i32 %58, %57 %60 = icmp eq i32 %59, 0 br i1 %60, label %64, label %61 61: ; preds = %56 %62 = load i32, ptr @BWN_PHY_RADIO_BITFIELD, align 4, !tbaa !25 %63 = tail call i32 @BWN_PHY_SET(ptr noundef nonnull %0, i32 noundef %62, i32 noundef 2048) #2 br label %64 64: ; preds = %61, %56 %65 = load i32, ptr %2, align 8, !tbaa !14 %66 = icmp eq i32 %65, 1 br i1 %66, label %67, label %73 67: ; preds = %64 %68 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 38, i32 noundef 52736) #2 %69 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 33, i32 noundef 14179) #2 %70 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 34, i32 noundef 7107) #2 %71 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 35, i32 noundef 1785) #2 %72 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 36, i32 noundef 894) #2 br label %75 73: ; preds = %64 %74 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 38, i32 noundef 52224) #2 br label %75 75: ; preds = %73, %67 %76 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 48, i32 noundef 198) #2 %77 = tail call i32 @BWN_WRITE_2(ptr noundef nonnull %0, i32 noundef 1004, i32 noundef 16162) #2 %78 = load i32, ptr %2, align 8, !tbaa !14 %79 = icmp eq i32 %78, 1 %80 = select i1 %79, i32 15900, i32 12316 %81 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 32, i32 noundef %80) #2 %82 = load i32, ptr %2, align 8, !tbaa !14 %83 = icmp eq i32 %82, 0 br i1 %83, label %84, label %86 84: ; preds = %75 %85 = tail call i32 @BWN_WRITE_2(ptr noundef nonnull %0, i32 noundef 996, i32 noundef 12288) #2 br label %86 86: ; preds = %84, %75 %87 = getelementptr inbounds %struct.bwn_mac, ptr %0, i64 0, i32 2, i32 3 %88 = load i32, ptr %87, align 4, !tbaa !27 %89 = tail call i32 @bwn_phy_g_switch_chan(ptr noundef nonnull %0, i32 noundef 7, i32 noundef 0) #2 %90 = load i32, ptr %28, align 4, !tbaa !22 %91 = icmp eq i32 %90, 8272 br i1 %91, label %95, label %92 92: ; preds = %86 %93 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 117, i32 noundef 128) #2 %94 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 121, i32 noundef 129) #2 br label %95 95: ; preds = %92, %86 %96 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 80, i32 noundef 32) #2 %97 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 80, i32 noundef 35) #2 %98 = load i32, ptr %28, align 4, !tbaa !22 %99 = icmp eq i32 %98, 8272 br i1 %99, label %100, label %103 100: ; preds = %95 %101 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 80, i32 noundef 32) #2 %102 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 90, i32 noundef 112) #2 br label %103 103: ; preds = %100, %95 %104 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 91, i32 noundef 123) #2 %105 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 92, i32 noundef 176) #2 %106 = tail call i32 @BWN_RF_SET(ptr noundef nonnull %0, i32 noundef 122, i32 noundef 7) #2 %107 = tail call i32 @bwn_phy_g_switch_chan(ptr noundef nonnull %0, i32 noundef %88, i32 noundef 0) #2 %108 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 20, i32 noundef 128) #2 %109 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 50, i32 noundef 202) #2 %110 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 42, i32 noundef 34979) #2 %111 = getelementptr inbounds %struct.bwn_mac, ptr %0, i64 0, i32 2, i32 5, i32 2 %112 = getelementptr inbounds %struct.bwn_mac, ptr %0, i64 0, i32 2, i32 5, i32 1 %113 = load i32, ptr %3, align 4, !tbaa !28 %114 = tail call i32 @bwn_phy_g_set_txpwr_sub(ptr noundef nonnull %0, ptr noundef nonnull %111, ptr noundef nonnull %112, i32 noundef %113) #2 %115 = load i32, ptr %28, align 4, !tbaa !22 %116 = icmp eq i32 %115, 8272 br i1 %116, label %117, label %119 117: ; preds = %103 %118 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 93, i32 noundef 13) #2 br label %119 119: ; preds = %117, %103 %120 = tail call i32 @BWN_READ_2(ptr noundef nonnull %0, i32 noundef 996) #2 %121 = and i32 %120, 65472 %122 = or disjoint i32 %121, 4 %123 = tail call i32 @BWN_WRITE_2(ptr noundef nonnull %0, i32 noundef 996, i32 noundef %122) #2 ret void } declare i32 @BWN_RF_SET(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_PHY_WRITE(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_PHY_SETMASK(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_WRITE_2(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_PHY_SET(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @bwn_phy_g_switch_chan(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_RF_WRITE(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @bwn_phy_g_set_txpwr_sub(ptr noundef, ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_READ_2(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !10, i64 8} !6 = !{!"bwn_mac", !7, i64 0, !10, i64 8, !11, i64 16} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!"bwn_phy", !7, i64 0, !7, i64 4, !7, i64 8, !7, i64 12, !12, i64 16, !13, i64 24} !12 = !{!"long", !8, i64 0} !13 = !{!"bwn_phy_g", !7, i64 0, !7, i64 4, !7, i64 8} !14 = !{!11, !7, i64 0} !15 = !{!16, !12, i64 0} !16 = !{!"bwn_softc", !17, i64 0} !17 = !{!"TYPE_2__", !12, i64 0, !12, i64 8} !18 = !{!12, !12, i64 0} !19 = !{!16, !12, i64 8} !20 = distinct !{!20, !21} !21 = !{!"llvm.loop.mustprogress"} !22 = !{!11, !7, i64 4} !23 = !{!11, !12, i64 16} !24 = !{!11, !7, i64 8} !25 = !{!7, !7, i64 0} !26 = !{!6, !7, i64 0} !27 = !{!11, !7, i64 12} !28 = !{!13, !7, i64 0}
; ModuleID = 'AnghaBench/freebsd/sys/dev/bwn/extr_if_bwn_phy_g.c_bwn_phy_init_b5.c' source_filename = "AnghaBench/freebsd/sys/dev/bwn/extr_if_bwn_phy_g.c_bwn_phy_init_b5.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @PCI_VENDOR_BROADCOM = common local_unnamed_addr global i64 0, align 8 @BHND_BOARD_BU4306 = common local_unnamed_addr global i64 0, align 8 @BWN_PHY_RADIO = common local_unnamed_addr global i32 0, align 4 @BWN_MAC_FLAG_BADFRAME_PREEMP = common local_unnamed_addr global i32 0, align 4 @BWN_PHY_RADIO_BITFIELD = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @bwn_phy_init_b5], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @bwn_phy_init_b5(ptr noundef %0) #0 { %2 = getelementptr inbounds i8, ptr %0, i64 16 %3 = getelementptr inbounds i8, ptr %0, i64 40 %4 = getelementptr inbounds i8, ptr %0, i64 8 %5 = load ptr, ptr %4, align 8, !tbaa !6 %6 = load i32, ptr %2, align 8, !tbaa !15 %7 = icmp eq i32 %6, 1 br i1 %7, label %8, label %10 8: ; preds = %1 %9 = tail call i32 @BWN_RF_SET(ptr noundef nonnull %0, i32 noundef 122, i32 noundef 80) #2 br label %10 10: ; preds = %8, %1 %11 = load i64, ptr %5, align 8, !tbaa !16 %12 = load i64, ptr @PCI_VENDOR_BROADCOM, align 8, !tbaa !19 %13 = icmp eq i64 %11, %12 br i1 %13, label %26, label %14 14: ; preds = %10 %15 = getelementptr inbounds i8, ptr %5, i64 8 %16 = load i64, ptr %15, align 8, !tbaa !20 %17 = load i64, ptr @BHND_BOARD_BU4306, align 8, !tbaa !19 %18 = icmp eq i64 %16, %17 br i1 %18, label %26, label %19 19: ; preds = %14, %19 %20 = phi i32 [ %24, %19 ], [ 168, %14 ] %21 = phi i32 [ %23, %19 ], [ 8480, %14 ] %22 = tail call i32 @BWN_PHY_WRITE(ptr noundef %0, i32 noundef %20, i32 noundef %21) #2 %23 = add nuw nsw i32 %21, 514 %24 = add nuw nsw i32 %20, 1 %25 = icmp eq i32 %24, 199 br i1 %25, label %26, label %19, !llvm.loop !21 26: ; preds = %19, %14, %10 %27 = tail call i32 @BWN_PHY_SETMASK(ptr noundef %0, i32 noundef 53, i32 noundef 61695, i32 noundef 1792) #2 %28 = getelementptr inbounds i8, ptr %0, i64 20 %29 = load i32, ptr %28, align 4, !tbaa !23 %30 = icmp eq i32 %29, 8272 br i1 %30, label %31, label %33 31: ; preds = %26 %32 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 56, i32 noundef 1639) #2 br label %33 33: ; preds = %31, %26 %34 = getelementptr inbounds i8, ptr %0, i64 32 %35 = load i64, ptr %34, align 8, !tbaa !24 %36 = icmp eq i64 %35, 0 br i1 %36, label %37, label %41 37: ; preds = %33 %38 = getelementptr inbounds i8, ptr %0, i64 24 %39 = load i32, ptr %38, align 8, !tbaa !25 %40 = icmp sgt i32 %39, 1 br i1 %40, label %41, label %56 41: ; preds = %37, %33 %42 = load i32, ptr %28, align 4, !tbaa !23 %43 = icmp eq i32 %42, 8272 br i1 %43, label %44, label %47 44: ; preds = %41 %45 = tail call i32 @BWN_RF_SET(ptr noundef nonnull %0, i32 noundef 122, i32 noundef 32) #2 %46 = tail call i32 @BWN_RF_SET(ptr noundef nonnull %0, i32 noundef 81, i32 noundef 4) #2 br label %47 47: ; preds = %44, %41 %48 = load i32, ptr @BWN_PHY_RADIO, align 4, !tbaa !26 %49 = tail call i32 @BWN_WRITE_2(ptr noundef nonnull %0, i32 noundef %48, i32 noundef 0) #2 %50 = tail call i32 @BWN_PHY_SET(ptr noundef nonnull %0, i32 noundef 2050, i32 noundef 256) #2 %51 = tail call i32 @BWN_PHY_SET(ptr noundef nonnull %0, i32 noundef 1067, i32 noundef 8192) #2 %52 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 28, i32 noundef 6250) #2 %53 = tail call i32 @BWN_PHY_SETMASK(ptr noundef nonnull %0, i32 noundef 19, i32 noundef 255, i32 noundef 6400) #2 %54 = tail call i32 @BWN_PHY_SETMASK(ptr noundef nonnull %0, i32 noundef 53, i32 noundef 65472, i32 noundef 100) #2 %55 = tail call i32 @BWN_PHY_SETMASK(ptr noundef nonnull %0, i32 noundef 93, i32 noundef 65408, i32 noundef 10) #2 br label %56 56: ; preds = %47, %37 %57 = load i32, ptr %0, align 8, !tbaa !27 %58 = load i32, ptr @BWN_MAC_FLAG_BADFRAME_PREEMP, align 4, !tbaa !26 %59 = and i32 %58, %57 %60 = icmp eq i32 %59, 0 br i1 %60, label %64, label %61 61: ; preds = %56 %62 = load i32, ptr @BWN_PHY_RADIO_BITFIELD, align 4, !tbaa !26 %63 = tail call i32 @BWN_PHY_SET(ptr noundef nonnull %0, i32 noundef %62, i32 noundef 2048) #2 br label %64 64: ; preds = %61, %56 %65 = load i32, ptr %2, align 8, !tbaa !15 %66 = icmp eq i32 %65, 1 br i1 %66, label %67, label %73 67: ; preds = %64 %68 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 38, i32 noundef 52736) #2 %69 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 33, i32 noundef 14179) #2 %70 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 34, i32 noundef 7107) #2 %71 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 35, i32 noundef 1785) #2 %72 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 36, i32 noundef 894) #2 br label %75 73: ; preds = %64 %74 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 38, i32 noundef 52224) #2 br label %75 75: ; preds = %73, %67 %76 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 48, i32 noundef 198) #2 %77 = tail call i32 @BWN_WRITE_2(ptr noundef nonnull %0, i32 noundef 1004, i32 noundef 16162) #2 %78 = load i32, ptr %2, align 8, !tbaa !15 %79 = icmp eq i32 %78, 1 %80 = select i1 %79, i32 15900, i32 12316 %81 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 32, i32 noundef %80) #2 %82 = load i32, ptr %2, align 8, !tbaa !15 %83 = icmp eq i32 %82, 0 br i1 %83, label %84, label %86 84: ; preds = %75 %85 = tail call i32 @BWN_WRITE_2(ptr noundef nonnull %0, i32 noundef 996, i32 noundef 12288) #2 br label %86 86: ; preds = %84, %75 %87 = getelementptr inbounds i8, ptr %0, i64 28 %88 = load i32, ptr %87, align 4, !tbaa !28 %89 = tail call i32 @bwn_phy_g_switch_chan(ptr noundef nonnull %0, i32 noundef 7, i32 noundef 0) #2 %90 = load i32, ptr %28, align 4, !tbaa !23 %91 = icmp eq i32 %90, 8272 br i1 %91, label %95, label %92 92: ; preds = %86 %93 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 117, i32 noundef 128) #2 %94 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 121, i32 noundef 129) #2 br label %95 95: ; preds = %92, %86 %96 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 80, i32 noundef 32) #2 %97 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 80, i32 noundef 35) #2 %98 = load i32, ptr %28, align 4, !tbaa !23 %99 = icmp eq i32 %98, 8272 br i1 %99, label %100, label %103 100: ; preds = %95 %101 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 80, i32 noundef 32) #2 %102 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 90, i32 noundef 112) #2 br label %103 103: ; preds = %100, %95 %104 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 91, i32 noundef 123) #2 %105 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 92, i32 noundef 176) #2 %106 = tail call i32 @BWN_RF_SET(ptr noundef nonnull %0, i32 noundef 122, i32 noundef 7) #2 %107 = tail call i32 @bwn_phy_g_switch_chan(ptr noundef nonnull %0, i32 noundef %88, i32 noundef 0) #2 %108 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 20, i32 noundef 128) #2 %109 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 50, i32 noundef 202) #2 %110 = tail call i32 @BWN_PHY_WRITE(ptr noundef nonnull %0, i32 noundef 42, i32 noundef 34979) #2 %111 = getelementptr inbounds i8, ptr %0, i64 48 %112 = getelementptr inbounds i8, ptr %0, i64 44 %113 = load i32, ptr %3, align 4, !tbaa !29 %114 = tail call i32 @bwn_phy_g_set_txpwr_sub(ptr noundef nonnull %0, ptr noundef nonnull %111, ptr noundef nonnull %112, i32 noundef %113) #2 %115 = load i32, ptr %28, align 4, !tbaa !23 %116 = icmp eq i32 %115, 8272 br i1 %116, label %117, label %119 117: ; preds = %103 %118 = tail call i32 @BWN_RF_WRITE(ptr noundef nonnull %0, i32 noundef 93, i32 noundef 13) #2 br label %119 119: ; preds = %117, %103 %120 = tail call i32 @BWN_READ_2(ptr noundef nonnull %0, i32 noundef 996) #2 %121 = and i32 %120, 65472 %122 = or disjoint i32 %121, 4 %123 = tail call i32 @BWN_WRITE_2(ptr noundef nonnull %0, i32 noundef 996, i32 noundef %122) #2 ret void } declare i32 @BWN_RF_SET(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_PHY_WRITE(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_PHY_SETMASK(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_WRITE_2(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_PHY_SET(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @bwn_phy_g_switch_chan(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_RF_WRITE(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @bwn_phy_g_set_txpwr_sub(ptr noundef, ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @BWN_READ_2(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !11, i64 8} !7 = !{!"bwn_mac", !8, i64 0, !11, i64 8, !12, i64 16} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!"bwn_phy", !8, i64 0, !8, i64 4, !8, i64 8, !8, i64 12, !13, i64 16, !14, i64 24} !13 = !{!"long", !9, i64 0} !14 = !{!"bwn_phy_g", !8, i64 0, !8, i64 4, !8, i64 8} !15 = !{!12, !8, i64 0} !16 = !{!17, !13, i64 0} !17 = !{!"bwn_softc", !18, i64 0} !18 = !{!"TYPE_2__", !13, i64 0, !13, i64 8} !19 = !{!13, !13, i64 0} !20 = !{!17, !13, i64 8} !21 = distinct !{!21, !22} !22 = !{!"llvm.loop.mustprogress"} !23 = !{!12, !8, i64 4} !24 = !{!12, !13, i64 16} !25 = !{!12, !8, i64 8} !26 = !{!8, !8, i64 0} !27 = !{!7, !8, i64 0} !28 = !{!12, !8, i64 12} !29 = !{!14, !8, i64 0}
freebsd_sys_dev_bwn_extr_if_bwn_phy_g.c_bwn_phy_init_b5
; ModuleID = 'AnghaBench/linux/drivers/net/wireless/ralink/rt2x00/extr_rt2800lib.c_rt2800_rfcsr_write.c' source_filename = "AnghaBench/linux/drivers/net/wireless/ralink/rt2x00/extr_rt2800lib.c_rt2800_rfcsr_write.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.rt2x00_dev = type { i32, %struct.TYPE_2__ } %struct.TYPE_2__ = type { i32 } @RF_CSR_CFG_DATA_MT7620 = dso_local local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_REGNUM_MT7620 = dso_local local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_WRITE_MT7620 = dso_local local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_BUSY_MT7620 = dso_local local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG = dso_local local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_DATA = dso_local local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_REGNUM = dso_local local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_WRITE = dso_local local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_BUSY = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @rt2800_rfcsr_write], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @rt2800_rfcsr_write(ptr noundef %0, i32 noundef %1, i32 noundef %2) #0 { %4 = alloca i32, align 4 call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %4) #3 %5 = tail call i32 @mutex_lock(ptr noundef %0) #3 %6 = getelementptr inbounds %struct.rt2x00_dev, ptr %0, i64 0, i32 1 %7 = load i32, ptr %6, align 4, !tbaa !5 %8 = icmp eq i32 %7, 128 br i1 %8, label %9, label %24 9: ; preds = %3 %10 = call i32 @WAIT_FOR_RFCSR_MT7620(ptr noundef nonnull %0, ptr noundef nonnull %4) #3 %11 = icmp eq i32 %10, 0 br i1 %11, label %39, label %12 12: ; preds = %9 store i32 0, ptr %4, align 4, !tbaa !11 %13 = load i32, ptr @RF_CSR_CFG_DATA_MT7620, align 4, !tbaa !11 %14 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %13, i32 noundef %2) #3 %15 = load i32, ptr @RF_CSR_CFG_REGNUM_MT7620, align 4, !tbaa !11 %16 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %15, i32 noundef %1) #3 %17 = load i32, ptr @RF_CSR_CFG_WRITE_MT7620, align 4, !tbaa !11 %18 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %17, i32 noundef 1) #3 %19 = load i32, ptr @RF_CSR_CFG_BUSY_MT7620, align 4, !tbaa !11 %20 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %19, i32 noundef 1) #3 %21 = load i32, ptr @RF_CSR_CFG, align 4, !tbaa !11 %22 = load i32, ptr %4, align 4, !tbaa !11 %23 = call i32 @rt2800_register_write_lock(ptr noundef nonnull %0, i32 noundef %21, i32 noundef %22) #3 br label %39 24: ; preds = %3 %25 = call i32 @WAIT_FOR_RFCSR(ptr noundef nonnull %0, ptr noundef nonnull %4) #3 %26 = icmp eq i32 %25, 0 br i1 %26, label %39, label %27 27: ; preds = %24 store i32 0, ptr %4, align 4, !tbaa !11 %28 = load i32, ptr @RF_CSR_CFG_DATA, align 4, !tbaa !11 %29 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %28, i32 noundef %2) #3 %30 = load i32, ptr @RF_CSR_CFG_REGNUM, align 4, !tbaa !11 %31 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %30, i32 noundef %1) #3 %32 = load i32, ptr @RF_CSR_CFG_WRITE, align 4, !tbaa !11 %33 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %32, i32 noundef 1) #3 %34 = load i32, ptr @RF_CSR_CFG_BUSY, align 4, !tbaa !11 %35 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %34, i32 noundef 1) #3 %36 = load i32, ptr @RF_CSR_CFG, align 4, !tbaa !11 %37 = load i32, ptr %4, align 4, !tbaa !11 %38 = call i32 @rt2800_register_write_lock(ptr noundef nonnull %0, i32 noundef %36, i32 noundef %37) #3 br label %39 39: ; preds = %24, %27, %9, %12 %40 = call i32 @mutex_unlock(ptr noundef nonnull %0) #3 call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %4) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @mutex_lock(ptr noundef) local_unnamed_addr #2 declare i32 @WAIT_FOR_RFCSR_MT7620(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @rt2x00_set_field32(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @rt2800_register_write_lock(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @WAIT_FOR_RFCSR(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @mutex_unlock(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 4} !6 = !{!"rt2x00_dev", !7, i64 0, !10, i64 4} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"TYPE_2__", !7, i64 0} !11 = !{!7, !7, i64 0}
; ModuleID = 'AnghaBench/linux/drivers/net/wireless/ralink/rt2x00/extr_rt2800lib.c_rt2800_rfcsr_write.c' source_filename = "AnghaBench/linux/drivers/net/wireless/ralink/rt2x00/extr_rt2800lib.c_rt2800_rfcsr_write.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @RF_CSR_CFG_DATA_MT7620 = common local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_REGNUM_MT7620 = common local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_WRITE_MT7620 = common local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_BUSY_MT7620 = common local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG = common local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_DATA = common local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_REGNUM = common local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_WRITE = common local_unnamed_addr global i32 0, align 4 @RF_CSR_CFG_BUSY = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @rt2800_rfcsr_write], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @rt2800_rfcsr_write(ptr noundef %0, i32 noundef %1, i32 noundef %2) #0 { %4 = alloca i32, align 4 call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %4) #3 %5 = tail call i32 @mutex_lock(ptr noundef %0) #3 %6 = getelementptr inbounds i8, ptr %0, i64 4 %7 = load i32, ptr %6, align 4, !tbaa !6 %8 = icmp eq i32 %7, 128 br i1 %8, label %9, label %24 9: ; preds = %3 %10 = call i32 @WAIT_FOR_RFCSR_MT7620(ptr noundef nonnull %0, ptr noundef nonnull %4) #3 %11 = icmp eq i32 %10, 0 br i1 %11, label %39, label %12 12: ; preds = %9 store i32 0, ptr %4, align 4, !tbaa !12 %13 = load i32, ptr @RF_CSR_CFG_DATA_MT7620, align 4, !tbaa !12 %14 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %13, i32 noundef %2) #3 %15 = load i32, ptr @RF_CSR_CFG_REGNUM_MT7620, align 4, !tbaa !12 %16 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %15, i32 noundef %1) #3 %17 = load i32, ptr @RF_CSR_CFG_WRITE_MT7620, align 4, !tbaa !12 %18 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %17, i32 noundef 1) #3 %19 = load i32, ptr @RF_CSR_CFG_BUSY_MT7620, align 4, !tbaa !12 %20 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %19, i32 noundef 1) #3 %21 = load i32, ptr @RF_CSR_CFG, align 4, !tbaa !12 %22 = load i32, ptr %4, align 4, !tbaa !12 %23 = call i32 @rt2800_register_write_lock(ptr noundef nonnull %0, i32 noundef %21, i32 noundef %22) #3 br label %39 24: ; preds = %3 %25 = call i32 @WAIT_FOR_RFCSR(ptr noundef nonnull %0, ptr noundef nonnull %4) #3 %26 = icmp eq i32 %25, 0 br i1 %26, label %39, label %27 27: ; preds = %24 store i32 0, ptr %4, align 4, !tbaa !12 %28 = load i32, ptr @RF_CSR_CFG_DATA, align 4, !tbaa !12 %29 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %28, i32 noundef %2) #3 %30 = load i32, ptr @RF_CSR_CFG_REGNUM, align 4, !tbaa !12 %31 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %30, i32 noundef %1) #3 %32 = load i32, ptr @RF_CSR_CFG_WRITE, align 4, !tbaa !12 %33 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %32, i32 noundef 1) #3 %34 = load i32, ptr @RF_CSR_CFG_BUSY, align 4, !tbaa !12 %35 = call i32 @rt2x00_set_field32(ptr noundef nonnull %4, i32 noundef %34, i32 noundef 1) #3 %36 = load i32, ptr @RF_CSR_CFG, align 4, !tbaa !12 %37 = load i32, ptr %4, align 4, !tbaa !12 %38 = call i32 @rt2800_register_write_lock(ptr noundef nonnull %0, i32 noundef %36, i32 noundef %37) #3 br label %39 39: ; preds = %24, %27, %9, %12 %40 = call i32 @mutex_unlock(ptr noundef nonnull %0) #3 call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %4) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @mutex_lock(ptr noundef) local_unnamed_addr #2 declare i32 @WAIT_FOR_RFCSR_MT7620(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @rt2x00_set_field32(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @rt2800_register_write_lock(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @WAIT_FOR_RFCSR(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @mutex_unlock(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 4} !7 = !{!"rt2x00_dev", !8, i64 0, !11, i64 4} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"TYPE_2__", !8, i64 0} !12 = !{!8, !8, i64 0}
linux_drivers_net_wireless_ralink_rt2x00_extr_rt2800lib.c_rt2800_rfcsr_write
; ModuleID = 'AnghaBench/linux/drivers/gpu/drm/amd/amdgpu/extr_si_dma.c_si_dma_emit_fill_buffer.c' source_filename = "AnghaBench/linux/drivers/gpu/drm/amd/amdgpu/extr_si_dma.c_si_dma_emit_fill_buffer.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.amdgpu_ib = type { ptr, i32 } @DMA_PACKET_CONSTANT_FILL = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @si_dma_emit_fill_buffer], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @si_dma_emit_fill_buffer(ptr nocapture noundef %0, i32 noundef %1, i32 noundef %2, i32 noundef %3) #0 { %5 = load i32, ptr @DMA_PACKET_CONSTANT_FILL, align 4, !tbaa !5 %6 = sdiv i32 %3, 4 %7 = tail call i32 @DMA_PACKET(i32 noundef %5, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef %6) #2 %8 = load ptr, ptr %0, align 8, !tbaa !9 %9 = getelementptr inbounds %struct.amdgpu_ib, ptr %0, i64 0, i32 1 %10 = load i32, ptr %9, align 8, !tbaa !12 %11 = add nsw i32 %10, 1 store i32 %11, ptr %9, align 8, !tbaa !12 %12 = sext i32 %10 to i64 %13 = getelementptr inbounds i32, ptr %8, i64 %12 store i32 %7, ptr %13, align 4, !tbaa !5 %14 = tail call i32 @lower_32_bits(i32 noundef %2) #2 %15 = load ptr, ptr %0, align 8, !tbaa !9 %16 = load i32, ptr %9, align 8, !tbaa !12 %17 = add nsw i32 %16, 1 store i32 %17, ptr %9, align 8, !tbaa !12 %18 = sext i32 %16 to i64 %19 = getelementptr inbounds i32, ptr %15, i64 %18 store i32 %14, ptr %19, align 4, !tbaa !5 %20 = load i32, ptr %9, align 8, !tbaa !12 %21 = add nsw i32 %20, 1 store i32 %21, ptr %9, align 8, !tbaa !12 %22 = sext i32 %20 to i64 %23 = getelementptr inbounds i32, ptr %15, i64 %22 store i32 %1, ptr %23, align 4, !tbaa !5 %24 = tail call i32 @upper_32_bits(i32 noundef %2) #2 %25 = shl i32 %24, 16 %26 = load ptr, ptr %0, align 8, !tbaa !9 %27 = load i32, ptr %9, align 8, !tbaa !12 %28 = add nsw i32 %27, 1 store i32 %28, ptr %9, align 8, !tbaa !12 %29 = sext i32 %27 to i64 %30 = getelementptr inbounds i32, ptr %26, i64 %29 store i32 %25, ptr %30, align 4, !tbaa !5 ret void } declare i32 @DMA_PACKET(i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @lower_32_bits(i32 noundef) local_unnamed_addr #1 declare i32 @upper_32_bits(i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !11, i64 0} !10 = !{!"amdgpu_ib", !11, i64 0, !6, i64 8} !11 = !{!"any pointer", !7, i64 0} !12 = !{!10, !6, i64 8}
; ModuleID = 'AnghaBench/linux/drivers/gpu/drm/amd/amdgpu/extr_si_dma.c_si_dma_emit_fill_buffer.c' source_filename = "AnghaBench/linux/drivers/gpu/drm/amd/amdgpu/extr_si_dma.c_si_dma_emit_fill_buffer.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @DMA_PACKET_CONSTANT_FILL = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @si_dma_emit_fill_buffer], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @si_dma_emit_fill_buffer(ptr nocapture noundef %0, i32 noundef %1, i32 noundef %2, i32 noundef %3) #0 { %5 = load i32, ptr @DMA_PACKET_CONSTANT_FILL, align 4, !tbaa !6 %6 = sdiv i32 %3, 4 %7 = tail call i32 @DMA_PACKET(i32 noundef %5, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef %6) #2 %8 = load ptr, ptr %0, align 8, !tbaa !10 %9 = getelementptr inbounds i8, ptr %0, i64 8 %10 = load i32, ptr %9, align 8, !tbaa !13 %11 = add nsw i32 %10, 1 store i32 %11, ptr %9, align 8, !tbaa !13 %12 = sext i32 %10 to i64 %13 = getelementptr inbounds i32, ptr %8, i64 %12 store i32 %7, ptr %13, align 4, !tbaa !6 %14 = tail call i32 @lower_32_bits(i32 noundef %2) #2 %15 = load ptr, ptr %0, align 8, !tbaa !10 %16 = load i32, ptr %9, align 8, !tbaa !13 %17 = add nsw i32 %16, 1 store i32 %17, ptr %9, align 8, !tbaa !13 %18 = sext i32 %16 to i64 %19 = getelementptr inbounds i32, ptr %15, i64 %18 store i32 %14, ptr %19, align 4, !tbaa !6 %20 = load i32, ptr %9, align 8, !tbaa !13 %21 = add nsw i32 %20, 1 store i32 %21, ptr %9, align 8, !tbaa !13 %22 = sext i32 %20 to i64 %23 = getelementptr inbounds i32, ptr %15, i64 %22 store i32 %1, ptr %23, align 4, !tbaa !6 %24 = tail call i32 @upper_32_bits(i32 noundef %2) #2 %25 = shl i32 %24, 16 %26 = load ptr, ptr %0, align 8, !tbaa !10 %27 = load i32, ptr %9, align 8, !tbaa !13 %28 = add nsw i32 %27, 1 store i32 %28, ptr %9, align 8, !tbaa !13 %29 = sext i32 %27 to i64 %30 = getelementptr inbounds i32, ptr %26, i64 %29 store i32 %25, ptr %30, align 4, !tbaa !6 ret void } declare i32 @DMA_PACKET(i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @lower_32_bits(i32 noundef) local_unnamed_addr #1 declare i32 @upper_32_bits(i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !12, i64 0} !11 = !{!"amdgpu_ib", !12, i64 0, !7, i64 8} !12 = !{!"any pointer", !8, i64 0} !13 = !{!11, !7, i64 8}
linux_drivers_gpu_drm_amd_amdgpu_extr_si_dma.c_si_dma_emit_fill_buffer
; ModuleID = 'AnghaBench/nginx/src/http/extr_ngx_http_request.c_ngx_http_free_request.c' source_filename = "AnghaBench/nginx/src/http/extr_ngx_http_request.c_ngx_http_free_request.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.linger = type { i32, i64 } %struct.TYPE_19__ = type { ptr, ptr, %struct.TYPE_16__, i32, %struct.TYPE_15__, i64, i64, ptr } %struct.TYPE_16__ = type { i64 } %struct.TYPE_15__ = type { i64 } %struct.TYPE_17__ = type { i64, i32, i32, i64, ptr } %struct.TYPE_22__ = type { ptr, i32, ptr } %struct.TYPE_18__ = type { ptr, ptr } @NGX_LOG_DEBUG_HTTP = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [19 x i8] c"http close request\00", align 1 @NGX_LOG_ALERT = dso_local local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [28 x i8] c"http request already closed\00", align 1 @.str.2 = private unnamed_addr constant [16 x i8] c"logging request\00", align 1 @.str.3 = private unnamed_addr constant [16 x i8] c"closing request\00", align 1 @ngx_http_core_module = dso_local local_unnamed_addr global i32 0, align 4 @SOL_SOCKET = dso_local local_unnamed_addr global i32 0, align 4 @SO_LINGER = dso_local local_unnamed_addr global i32 0, align 4 @ngx_socket_errno = dso_local local_unnamed_addr global i32 0, align 4 @.str.4 = private unnamed_addr constant [29 x i8] c"setsockopt(SO_LINGER) failed\00", align 1 @ngx_stat_reading = dso_local local_unnamed_addr global i32 0, align 4 @ngx_stat_writing = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local void @ngx_http_free_request(ptr noundef %0, i64 noundef %1) local_unnamed_addr #0 { %3 = alloca %struct.linger, align 8 call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %3) #3 %4 = getelementptr inbounds %struct.TYPE_19__, ptr %0, i64 0, i32 1 %5 = load ptr, ptr %4, align 8, !tbaa !5 %6 = getelementptr inbounds %struct.TYPE_17__, ptr %5, i64 0, i32 4 %7 = load ptr, ptr %6, align 8, !tbaa !14 %8 = load i32, ptr @NGX_LOG_DEBUG_HTTP, align 4, !tbaa !16 %9 = tail call i32 @ngx_log_debug0(i32 noundef %8, ptr noundef %7, i32 noundef 0, ptr noundef nonnull @.str) #3 %10 = load ptr, ptr %0, align 8, !tbaa !17 %11 = icmp eq ptr %10, null br i1 %11, label %12, label %15 12: ; preds = %2 %13 = load i32, ptr @NGX_LOG_ALERT, align 4, !tbaa !16 %14 = tail call i32 @ngx_log_error(i32 noundef %13, ptr noundef %7, i32 noundef 0, ptr noundef nonnull @.str.1) #3 br label %79 15: ; preds = %2 %16 = getelementptr inbounds %struct.TYPE_19__, ptr %0, i64 0, i32 7 %17 = load ptr, ptr %16, align 8, !tbaa !18 store ptr null, ptr %16, align 8, !tbaa !18 %18 = icmp eq ptr %17, null br i1 %18, label %31, label %19 19: ; preds = %15, %28 %20 = phi ptr [ %29, %28 ], [ %17, %15 ] %21 = getelementptr inbounds %struct.TYPE_22__, ptr %20, i64 0, i32 2 %22 = load ptr, ptr %21, align 8, !tbaa !19 %23 = icmp eq ptr %22, null br i1 %23, label %28, label %24 24: ; preds = %19 %25 = getelementptr inbounds %struct.TYPE_22__, ptr %20, i64 0, i32 1 %26 = load i32, ptr %25, align 8, !tbaa !21 %27 = tail call i32 %22(i32 noundef %26) #3 br label %28 28: ; preds = %24, %19 %29 = load ptr, ptr %20, align 8, !tbaa !22 %30 = icmp eq ptr %29, null br i1 %30, label %31, label %19, !llvm.loop !23 31: ; preds = %28, %15 %32 = icmp sgt i64 %1, 0 br i1 %32, label %33, label %42 33: ; preds = %31 %34 = getelementptr inbounds %struct.TYPE_19__, ptr %0, i64 0, i32 4 %35 = load i64, ptr %34, align 8, !tbaa !25 %36 = icmp eq i64 %35, 0 br i1 %36, label %41, label %37 37: ; preds = %33 %38 = load ptr, ptr %4, align 8, !tbaa !5 %39 = load i64, ptr %38, align 8, !tbaa !26 %40 = icmp eq i64 %39, 0 br i1 %40, label %41, label %42 41: ; preds = %37, %33 store i64 %1, ptr %34, align 8, !tbaa !25 br label %42 42: ; preds = %41, %37, %31 %43 = getelementptr inbounds %struct.TYPE_19__, ptr %0, i64 0, i32 3 %44 = load i32, ptr %43, align 8, !tbaa !27 %45 = icmp eq i32 %44, 0 br i1 %45, label %46, label %48 46: ; preds = %42 store ptr @.str.2, ptr %7, align 8, !tbaa !28 %47 = tail call i32 @ngx_http_log_request(ptr noundef nonnull %0) #3 br label %48 48: ; preds = %46, %42 store ptr @.str.3, ptr %7, align 8, !tbaa !28 %49 = load ptr, ptr %4, align 8, !tbaa !5 %50 = getelementptr inbounds %struct.TYPE_17__, ptr %49, i64 0, i32 3 %51 = load i64, ptr %50, align 8, !tbaa !30 %52 = icmp eq i64 %51, 0 br i1 %52, label %71, label %53 53: ; preds = %48 %54 = load i32, ptr @ngx_http_core_module, align 4, !tbaa !16 %55 = tail call ptr @ngx_http_get_module_loc_conf(ptr noundef nonnull %0, i32 noundef %54) #3 %56 = load i64, ptr %55, align 8, !tbaa !31 %57 = icmp eq i64 %56, 0 br i1 %57, label %71, label %58 58: ; preds = %53 store i32 1, ptr %3, align 8, !tbaa !33 %59 = getelementptr inbounds %struct.linger, ptr %3, i64 0, i32 1 store i64 0, ptr %59, align 8, !tbaa !35 %60 = load ptr, ptr %4, align 8, !tbaa !5 %61 = getelementptr inbounds %struct.TYPE_17__, ptr %60, i64 0, i32 2 %62 = load i32, ptr %61, align 4, !tbaa !36 %63 = load i32, ptr @SOL_SOCKET, align 4, !tbaa !16 %64 = load i32, ptr @SO_LINGER, align 4, !tbaa !16 %65 = call i32 @setsockopt(i32 noundef %62, i32 noundef %63, i32 noundef %64, ptr noundef nonnull %3, i32 noundef 16) #3 %66 = icmp eq i32 %65, -1 br i1 %66, label %67, label %71 67: ; preds = %58 %68 = load i32, ptr @NGX_LOG_ALERT, align 4, !tbaa !16 %69 = load i32, ptr @ngx_socket_errno, align 4, !tbaa !16 %70 = call i32 @ngx_log_error(i32 noundef %68, ptr noundef nonnull %7, i32 noundef %69, ptr noundef nonnull @.str.4) #3 br label %71 71: ; preds = %53, %67, %58, %48 %72 = getelementptr inbounds %struct.TYPE_18__, ptr %7, i64 0, i32 1 %73 = load ptr, ptr %72, align 8, !tbaa !37 store ptr null, ptr %73, align 8, !tbaa !38 %74 = getelementptr inbounds %struct.TYPE_19__, ptr %0, i64 0, i32 2 store i64 0, ptr %74, align 8, !tbaa !40 %75 = load ptr, ptr %4, align 8, !tbaa !5 %76 = getelementptr inbounds %struct.TYPE_17__, ptr %75, i64 0, i32 1 store i32 1, ptr %76, align 8, !tbaa !41 %77 = load ptr, ptr %0, align 8, !tbaa !17 store ptr null, ptr %0, align 8, !tbaa !17 %78 = call i32 @ngx_destroy_pool(ptr noundef %77) #3 br label %79 79: ; preds = %71, %12 call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %3) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @ngx_log_debug0(i32 noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @ngx_log_error(i32 noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @ngx_http_log_request(ptr noundef) local_unnamed_addr #2 declare ptr @ngx_http_get_module_loc_conf(ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @setsockopt(i32 noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @ngx_destroy_pool(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 8} !6 = !{!"TYPE_19__", !7, i64 0, !7, i64 8, !10, i64 16, !12, i64 24, !13, i64 32, !11, i64 40, !11, i64 48, !7, i64 56} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"TYPE_16__", !11, i64 0} !11 = !{!"long", !8, i64 0} !12 = !{!"int", !8, i64 0} !13 = !{!"TYPE_15__", !11, i64 0} !14 = !{!15, !7, i64 24} !15 = !{!"TYPE_17__", !11, i64 0, !12, i64 8, !12, i64 12, !11, i64 16, !7, i64 24} !16 = !{!12, !12, i64 0} !17 = !{!6, !7, i64 0} !18 = !{!6, !7, i64 56} !19 = !{!20, !7, i64 16} !20 = !{!"TYPE_22__", !7, i64 0, !12, i64 8, !7, i64 16} !21 = !{!20, !12, i64 8} !22 = !{!20, !7, i64 0} !23 = distinct !{!23, !24} !24 = !{!"llvm.loop.mustprogress"} !25 = !{!6, !11, i64 32} !26 = !{!15, !11, i64 0} !27 = !{!6, !12, i64 24} !28 = !{!29, !7, i64 0} !29 = !{!"TYPE_18__", !7, i64 0, !7, i64 8} !30 = !{!15, !11, i64 16} !31 = !{!32, !11, i64 0} !32 = !{!"TYPE_21__", !11, i64 0} !33 = !{!34, !12, i64 0} !34 = !{!"linger", !12, i64 0, !11, i64 8} !35 = !{!34, !11, i64 8} !36 = !{!15, !12, i64 12} !37 = !{!29, !7, i64 8} !38 = !{!39, !7, i64 0} !39 = !{!"TYPE_20__", !7, i64 0} !40 = !{!6, !11, i64 16} !41 = !{!15, !12, i64 8}
; ModuleID = 'AnghaBench/nginx/src/http/extr_ngx_http_request.c_ngx_http_free_request.c' source_filename = "AnghaBench/nginx/src/http/extr_ngx_http_request.c_ngx_http_free_request.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.linger = type { i32, i64 } @NGX_LOG_DEBUG_HTTP = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [19 x i8] c"http close request\00", align 1 @NGX_LOG_ALERT = common local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [28 x i8] c"http request already closed\00", align 1 @.str.2 = private unnamed_addr constant [16 x i8] c"logging request\00", align 1 @.str.3 = private unnamed_addr constant [16 x i8] c"closing request\00", align 1 @ngx_http_core_module = common local_unnamed_addr global i32 0, align 4 @SOL_SOCKET = common local_unnamed_addr global i32 0, align 4 @SO_LINGER = common local_unnamed_addr global i32 0, align 4 @ngx_socket_errno = common local_unnamed_addr global i32 0, align 4 @.str.4 = private unnamed_addr constant [29 x i8] c"setsockopt(SO_LINGER) failed\00", align 1 @ngx_stat_reading = common local_unnamed_addr global i32 0, align 4 @ngx_stat_writing = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define void @ngx_http_free_request(ptr noundef %0, i64 noundef %1) local_unnamed_addr #0 { %3 = alloca %struct.linger, align 8 call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %3) #3 %4 = getelementptr inbounds i8, ptr %0, i64 8 %5 = load ptr, ptr %4, align 8, !tbaa !6 %6 = getelementptr inbounds i8, ptr %5, i64 24 %7 = load ptr, ptr %6, align 8, !tbaa !15 %8 = load i32, ptr @NGX_LOG_DEBUG_HTTP, align 4, !tbaa !17 %9 = tail call i32 @ngx_log_debug0(i32 noundef %8, ptr noundef %7, i32 noundef 0, ptr noundef nonnull @.str) #3 %10 = load ptr, ptr %0, align 8, !tbaa !18 %11 = icmp eq ptr %10, null br i1 %11, label %12, label %15 12: ; preds = %2 %13 = load i32, ptr @NGX_LOG_ALERT, align 4, !tbaa !17 %14 = tail call i32 @ngx_log_error(i32 noundef %13, ptr noundef %7, i32 noundef 0, ptr noundef nonnull @.str.1) #3 br label %79 15: ; preds = %2 %16 = getelementptr inbounds i8, ptr %0, i64 56 %17 = load ptr, ptr %16, align 8, !tbaa !19 store ptr null, ptr %16, align 8, !tbaa !19 %18 = icmp eq ptr %17, null br i1 %18, label %31, label %19 19: ; preds = %15, %28 %20 = phi ptr [ %29, %28 ], [ %17, %15 ] %21 = getelementptr inbounds i8, ptr %20, i64 16 %22 = load ptr, ptr %21, align 8, !tbaa !20 %23 = icmp eq ptr %22, null br i1 %23, label %28, label %24 24: ; preds = %19 %25 = getelementptr inbounds i8, ptr %20, i64 8 %26 = load i32, ptr %25, align 8, !tbaa !22 %27 = tail call i32 %22(i32 noundef %26) #3 br label %28 28: ; preds = %24, %19 %29 = load ptr, ptr %20, align 8, !tbaa !23 %30 = icmp eq ptr %29, null br i1 %30, label %31, label %19, !llvm.loop !24 31: ; preds = %28, %15 %32 = icmp sgt i64 %1, 0 br i1 %32, label %33, label %42 33: ; preds = %31 %34 = getelementptr inbounds i8, ptr %0, i64 32 %35 = load i64, ptr %34, align 8, !tbaa !26 %36 = icmp eq i64 %35, 0 br i1 %36, label %41, label %37 37: ; preds = %33 %38 = load ptr, ptr %4, align 8, !tbaa !6 %39 = load i64, ptr %38, align 8, !tbaa !27 %40 = icmp eq i64 %39, 0 br i1 %40, label %41, label %42 41: ; preds = %37, %33 store i64 %1, ptr %34, align 8, !tbaa !26 br label %42 42: ; preds = %41, %37, %31 %43 = getelementptr inbounds i8, ptr %0, i64 24 %44 = load i32, ptr %43, align 8, !tbaa !28 %45 = icmp eq i32 %44, 0 br i1 %45, label %46, label %48 46: ; preds = %42 store ptr @.str.2, ptr %7, align 8, !tbaa !29 %47 = tail call i32 @ngx_http_log_request(ptr noundef nonnull %0) #3 br label %48 48: ; preds = %46, %42 store ptr @.str.3, ptr %7, align 8, !tbaa !29 %49 = load ptr, ptr %4, align 8, !tbaa !6 %50 = getelementptr inbounds i8, ptr %49, i64 16 %51 = load i64, ptr %50, align 8, !tbaa !31 %52 = icmp eq i64 %51, 0 br i1 %52, label %71, label %53 53: ; preds = %48 %54 = load i32, ptr @ngx_http_core_module, align 4, !tbaa !17 %55 = tail call ptr @ngx_http_get_module_loc_conf(ptr noundef nonnull %0, i32 noundef %54) #3 %56 = load i64, ptr %55, align 8, !tbaa !32 %57 = icmp eq i64 %56, 0 br i1 %57, label %71, label %58 58: ; preds = %53 store i32 1, ptr %3, align 8, !tbaa !34 %59 = getelementptr inbounds i8, ptr %3, i64 8 store i64 0, ptr %59, align 8, !tbaa !36 %60 = load ptr, ptr %4, align 8, !tbaa !6 %61 = getelementptr inbounds i8, ptr %60, i64 12 %62 = load i32, ptr %61, align 4, !tbaa !37 %63 = load i32, ptr @SOL_SOCKET, align 4, !tbaa !17 %64 = load i32, ptr @SO_LINGER, align 4, !tbaa !17 %65 = call i32 @setsockopt(i32 noundef %62, i32 noundef %63, i32 noundef %64, ptr noundef nonnull %3, i32 noundef 16) #3 %66 = icmp eq i32 %65, -1 br i1 %66, label %67, label %71 67: ; preds = %58 %68 = load i32, ptr @NGX_LOG_ALERT, align 4, !tbaa !17 %69 = load i32, ptr @ngx_socket_errno, align 4, !tbaa !17 %70 = call i32 @ngx_log_error(i32 noundef %68, ptr noundef nonnull %7, i32 noundef %69, ptr noundef nonnull @.str.4) #3 br label %71 71: ; preds = %53, %67, %58, %48 %72 = getelementptr inbounds i8, ptr %7, i64 8 %73 = load ptr, ptr %72, align 8, !tbaa !38 store ptr null, ptr %73, align 8, !tbaa !39 %74 = getelementptr inbounds i8, ptr %0, i64 16 store i64 0, ptr %74, align 8, !tbaa !41 %75 = load ptr, ptr %4, align 8, !tbaa !6 %76 = getelementptr inbounds i8, ptr %75, i64 8 store i32 1, ptr %76, align 8, !tbaa !42 %77 = load ptr, ptr %0, align 8, !tbaa !18 store ptr null, ptr %0, align 8, !tbaa !18 %78 = call i32 @ngx_destroy_pool(ptr noundef %77) #3 br label %79 79: ; preds = %71, %12 call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %3) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @ngx_log_debug0(i32 noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @ngx_log_error(i32 noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @ngx_http_log_request(ptr noundef) local_unnamed_addr #2 declare ptr @ngx_http_get_module_loc_conf(ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @setsockopt(i32 noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @ngx_destroy_pool(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 8} !7 = !{!"TYPE_19__", !8, i64 0, !8, i64 8, !11, i64 16, !13, i64 24, !14, i64 32, !12, i64 40, !12, i64 48, !8, i64 56} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"TYPE_16__", !12, i64 0} !12 = !{!"long", !9, i64 0} !13 = !{!"int", !9, i64 0} !14 = !{!"TYPE_15__", !12, i64 0} !15 = !{!16, !8, i64 24} !16 = !{!"TYPE_17__", !12, i64 0, !13, i64 8, !13, i64 12, !12, i64 16, !8, i64 24} !17 = !{!13, !13, i64 0} !18 = !{!7, !8, i64 0} !19 = !{!7, !8, i64 56} !20 = !{!21, !8, i64 16} !21 = !{!"TYPE_22__", !8, i64 0, !13, i64 8, !8, i64 16} !22 = !{!21, !13, i64 8} !23 = !{!21, !8, i64 0} !24 = distinct !{!24, !25} !25 = !{!"llvm.loop.mustprogress"} !26 = !{!7, !12, i64 32} !27 = !{!16, !12, i64 0} !28 = !{!7, !13, i64 24} !29 = !{!30, !8, i64 0} !30 = !{!"TYPE_18__", !8, i64 0, !8, i64 8} !31 = !{!16, !12, i64 16} !32 = !{!33, !12, i64 0} !33 = !{!"TYPE_21__", !12, i64 0} !34 = !{!35, !13, i64 0} !35 = !{!"linger", !13, i64 0, !12, i64 8} !36 = !{!35, !12, i64 8} !37 = !{!16, !13, i64 12} !38 = !{!30, !8, i64 8} !39 = !{!40, !8, i64 0} !40 = !{!"TYPE_20__", !8, i64 0} !41 = !{!7, !12, i64 16} !42 = !{!16, !13, i64 8}
nginx_src_http_extr_ngx_http_request.c_ngx_http_free_request
; ModuleID = 'AnghaBench/kphp-kdb/search/extr_search-y-engine.c_cron.c' source_filename = "AnghaBench/kphp-kdb/search/extr_search-y-engine.c_cron.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" ; Function Attrs: nounwind uwtable define dso_local void @cron() local_unnamed_addr #0 { %1 = tail call i32 (...) @create_all_outbound_connections() #2 %2 = tail call i32 (...) @flush_binlog() #2 %3 = tail call i32 (...) @search_query_remove_expired() #2 ret void } declare i32 @create_all_outbound_connections(...) local_unnamed_addr #1 declare i32 @flush_binlog(...) local_unnamed_addr #1 declare i32 @search_query_remove_expired(...) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/kphp-kdb/search/extr_search-y-engine.c_cron.c' source_filename = "AnghaBench/kphp-kdb/search/extr_search-y-engine.c_cron.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" ; Function Attrs: nounwind ssp uwtable(sync) define void @cron() local_unnamed_addr #0 { %1 = tail call i32 @create_all_outbound_connections() #2 %2 = tail call i32 @flush_binlog() #2 %3 = tail call i32 @search_query_remove_expired() #2 ret void } declare i32 @create_all_outbound_connections(...) local_unnamed_addr #1 declare i32 @flush_binlog(...) local_unnamed_addr #1 declare i32 @search_query_remove_expired(...) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
kphp-kdb_search_extr_search-y-engine.c_cron
; ModuleID = 'AnghaBench/reactos/modules/rostests/winetests/shell32/extr_shlexec.c_create_test_verb.c' source_filename = "AnghaBench/reactos/modules/rostests/winetests/shell32/extr_shlexec.c_create_test_verb.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @create_test_verb], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal void @create_test_verb(ptr noundef %0, ptr noundef %1, i32 noundef %2, ptr noundef %3) #0 { %5 = tail call i32 @create_test_verb_dde(ptr noundef %0, ptr noundef %1, i32 noundef %2, ptr noundef %3, ptr noundef null, ptr noundef null, ptr noundef null, ptr noundef null) #2 %6 = tail call i32 (...) @reset_association_description() #2 ret void } declare i32 @create_test_verb_dde(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1 declare i32 @reset_association_description(...) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"}
; ModuleID = 'AnghaBench/reactos/modules/rostests/winetests/shell32/extr_shlexec.c_create_test_verb.c' source_filename = "AnghaBench/reactos/modules/rostests/winetests/shell32/extr_shlexec.c_create_test_verb.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @create_test_verb], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal void @create_test_verb(ptr noundef %0, ptr noundef %1, i32 noundef %2, ptr noundef %3) #0 { %5 = tail call i32 @create_test_verb_dde(ptr noundef %0, ptr noundef %1, i32 noundef %2, ptr noundef %3, ptr noundef null, ptr noundef null, ptr noundef null, ptr noundef null) #2 %6 = tail call i32 @reset_association_description() #2 ret void } declare i32 @create_test_verb_dde(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1 declare i32 @reset_association_description(...) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"}
reactos_modules_rostests_winetests_shell32_extr_shlexec.c_create_test_verb
; ModuleID = 'AnghaBench/freebsd/sys/arm/broadcom/bcm2835/extr_bcm2835_rng.c_bcm2835_rng_read_multi4.c' source_filename = "AnghaBench/freebsd/sys/arm/broadcom/bcm2835/extr_bcm2835_rng.c_bcm2835_rng_read_multi4.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @bcm2835_rng_read_multi4], section "llvm.metadata" ; Function Attrs: inlinehint nounwind uwtable define internal void @bcm2835_rng_read_multi4(ptr nocapture noundef readonly %0, i32 noundef %1, ptr noundef %2, i32 noundef %3) #0 { %5 = load i32, ptr %0, align 4, !tbaa !5 %6 = tail call i32 @bus_read_multi_4(i32 noundef %5, i32 noundef %1, ptr noundef %2, i32 noundef %3) #2 ret void } declare i32 @bus_read_multi_4(i32 noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { inlinehint nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"bcm2835_rng_softc", !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/freebsd/sys/arm/broadcom/bcm2835/extr_bcm2835_rng.c_bcm2835_rng_read_multi4.c' source_filename = "AnghaBench/freebsd/sys/arm/broadcom/bcm2835/extr_bcm2835_rng.c_bcm2835_rng_read_multi4.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @bcm2835_rng_read_multi4], section "llvm.metadata" ; Function Attrs: inlinehint nounwind ssp uwtable(sync) define internal void @bcm2835_rng_read_multi4(ptr nocapture noundef readonly %0, i32 noundef %1, ptr noundef %2, i32 noundef %3) #0 { %5 = load i32, ptr %0, align 4, !tbaa !6 %6 = tail call i32 @bus_read_multi_4(i32 noundef %5, i32 noundef %1, ptr noundef %2, i32 noundef %3) #2 ret void } declare i32 @bus_read_multi_4(i32 noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { inlinehint nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"bcm2835_rng_softc", !8, i64 0} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"}
freebsd_sys_arm_broadcom_bcm2835_extr_bcm2835_rng.c_bcm2835_rng_read_multi4
; ModuleID = 'AnghaBench/freebsd/sys/dev/qlnx/qlnxe/extr_ecore_rdma.c_ecore_rdma_register_tid.c' source_filename = "AnghaBench/freebsd/sys/dev/qlnx/qlnxe/extr_ecore_rdma.c_ecore_rdma_register_tid.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.ecore_sp_init_data = type { i32, i32 } %struct.ecore_hwfn = type { ptr, %struct.TYPE_5__ } %struct.TYPE_5__ = type { i32 } %struct.TYPE_6__ = type { i64, i32 } %struct.rdma_register_tid_ramrod_data = type { %struct.TYPE_8__, %struct.TYPE_8__, i64, %struct.TYPE_8__, %struct.TYPE_8__, i32, i64, i32, i32, ptr, i64, i64 } %struct.TYPE_8__ = type { ptr, i64 } %struct.ecore_rdma_register_tid_in_params = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i64, i32, i32, i64, i32, i32, i32, i32 } @ECORE_MSG_RDMA = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [13 x i8] c"itid = %08x\0A\00", align 1 @ECORE_SPQ_MODE_EBLOCK = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_RAMROD_REGISTER_MR = dso_local local_unnamed_addr global i32 0, align 4 @ECORE_SUCCESS = dso_local local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [9 x i8] c"rc = %d\0A\00", align 1 @RDMA_REGISTER_TID_RAMROD_DATA_TWO_LEVEL_PBL = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_ZERO_BASED = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_PHY_MR = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_PAGE_SIZE_LOG = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_READ = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_WRITE = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_ATOMIC = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_WRITE = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_READ = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_ENABLE_MW_BIND = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_PBL_PAGE_SIZE_LOG = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_DMA_MR = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_TID_REGISTERED_MR = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_TID_FMR = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_TID_MW_TYPE1 = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_TID_MW_TYPE2A = dso_local local_unnamed_addr global i32 0, align 4 @ECORE_INVAL = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_TID_TYPE = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_DIF_ON_HOST_FLG = dso_local local_unnamed_addr global i32 0, align 4 @RDMA_RETURN_OK = dso_local local_unnamed_addr global i64 0, align 8 @.str.2 = private unnamed_addr constant [21 x i8] c"fw_return_code = %d\0A\00", align 1 @ECORE_UNKNOWN_ERROR = dso_local local_unnamed_addr global i32 0, align 4 @.str.3 = private unnamed_addr constant [23 x i8] c"Register TID, rc = %d\0A\00", align 1 @switch.table.ecore_rdma_register_tid = private unnamed_addr constant [4 x ptr] [ptr @RDMA_TID_REGISTERED_MR, ptr @RDMA_TID_MW_TYPE2A, ptr @RDMA_TID_MW_TYPE1, ptr @RDMA_TID_FMR], align 8 ; Function Attrs: nounwind uwtable define dso_local i32 @ecore_rdma_register_tid(ptr noundef %0, ptr nocapture noundef readonly %1) local_unnamed_addr #0 { %3 = alloca %struct.ecore_sp_init_data, align 4 %4 = alloca ptr, align 8 %5 = alloca i64, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %3) #3 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %4) #3 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %5) #3 %6 = load i32, ptr @ECORE_MSG_RDMA, align 4, !tbaa !5 %7 = load i32, ptr %1, align 8, !tbaa !9 %8 = tail call i32 @DP_VERBOSE(ptr noundef %0, i32 noundef %6, ptr noundef nonnull @.str, i32 noundef %7) #3 %9 = call i32 @OSAL_MEMSET(ptr noundef nonnull %3, i32 noundef 0, i32 noundef 8) #3 %10 = getelementptr inbounds %struct.ecore_hwfn, ptr %0, i64 0, i32 1 %11 = load i32, ptr %10, align 8, !tbaa !12 %12 = getelementptr inbounds %struct.ecore_sp_init_data, ptr %3, i64 0, i32 1 store i32 %11, ptr %12, align 4, !tbaa !16 %13 = load i32, ptr @ECORE_SPQ_MODE_EBLOCK, align 4, !tbaa !5 store i32 %13, ptr %3, align 4, !tbaa !18 %14 = load i32, ptr @RDMA_RAMROD_REGISTER_MR, align 4, !tbaa !5 %15 = load ptr, ptr %0, align 8, !tbaa !19 %16 = getelementptr inbounds %struct.TYPE_6__, ptr %15, i64 0, i32 1 %17 = load i32, ptr %16, align 8, !tbaa !20 %18 = call i32 @ecore_sp_init_request(ptr noundef nonnull %0, ptr noundef nonnull %4, i32 noundef %14, i32 noundef %17, ptr noundef nonnull %3) #3 %19 = load i32, ptr @ECORE_SUCCESS, align 4, !tbaa !5 %20 = icmp eq i32 %18, %19 br i1 %20, label %24, label %21 21: ; preds = %2 %22 = load i32, ptr @ECORE_MSG_RDMA, align 4, !tbaa !5 %23 = call i32 @DP_VERBOSE(ptr noundef nonnull %0, i32 noundef %22, ptr noundef nonnull @.str.1, i32 noundef %18) #3 br label %193 24: ; preds = %2 %25 = load ptr, ptr %0, align 8, !tbaa !19 %26 = load i64, ptr %25, align 8, !tbaa !22 %27 = load i32, ptr %1, align 8, !tbaa !9 %28 = sext i32 %27 to i64 %29 = icmp slt i64 %26, %28 br i1 %29, label %30, label %31 30: ; preds = %24 store i64 %28, ptr %25, align 8, !tbaa !22 br label %31 31: ; preds = %30, %24 %32 = load ptr, ptr %4, align 8, !tbaa !23 %33 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 11 store i64 0, ptr %33, align 8, !tbaa !24 %34 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_TWO_LEVEL_PBL, align 4, !tbaa !5 %35 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 1 %36 = load i32, ptr %35, align 4, !tbaa !27 %37 = call i32 @SET_FIELD(i64 noundef 0, i32 noundef %34, i32 noundef %36) #3 %38 = load i64, ptr %33, align 8, !tbaa !24 %39 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_ZERO_BASED, align 4, !tbaa !5 %40 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 2 %41 = load i32, ptr %40, align 8, !tbaa !28 %42 = call i32 @SET_FIELD(i64 noundef %38, i32 noundef %39, i32 noundef %41) #3 %43 = load i64, ptr %33, align 8, !tbaa !24 %44 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_PHY_MR, align 4, !tbaa !5 %45 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 3 %46 = load i32, ptr %45, align 4, !tbaa !29 %47 = call i32 @SET_FIELD(i64 noundef %43, i32 noundef %44, i32 noundef %46) #3 %48 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 4 %49 = load i32, ptr %48, align 8, !tbaa !30 %50 = icmp eq i32 %49, 131 br i1 %50, label %62, label %51 51: ; preds = %31 %52 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 5 %53 = load i32, ptr %52, align 4, !tbaa !31 %54 = icmp eq i32 %53, 0 br i1 %54, label %55, label %62 55: ; preds = %51 %56 = load i64, ptr %33, align 8, !tbaa !24 %57 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_PAGE_SIZE_LOG, align 4, !tbaa !5 %58 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 6 %59 = load i32, ptr %58, align 8, !tbaa !32 %60 = add nsw i32 %59, -12 %61 = call i32 @SET_FIELD(i64 noundef %56, i32 noundef %57, i32 noundef %60) #3 br label %62 62: ; preds = %55, %51, %31 %63 = load i64, ptr %33, align 8, !tbaa !24 %64 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_READ, align 4, !tbaa !5 %65 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 7 %66 = load i32, ptr %65, align 4, !tbaa !33 %67 = call i32 @SET_FIELD(i64 noundef %63, i32 noundef %64, i32 noundef %66) #3 %68 = load i64, ptr %33, align 8, !tbaa !24 %69 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_WRITE, align 4, !tbaa !5 %70 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 8 %71 = load i32, ptr %70, align 8, !tbaa !34 %72 = call i32 @SET_FIELD(i64 noundef %68, i32 noundef %69, i32 noundef %71) #3 %73 = load i64, ptr %33, align 8, !tbaa !24 %74 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_ATOMIC, align 4, !tbaa !5 %75 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 9 %76 = load i32, ptr %75, align 4, !tbaa !35 %77 = call i32 @SET_FIELD(i64 noundef %73, i32 noundef %74, i32 noundef %76) #3 %78 = load i64, ptr %33, align 8, !tbaa !24 %79 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_WRITE, align 4, !tbaa !5 %80 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 10 %81 = load i32, ptr %80, align 8, !tbaa !36 %82 = call i32 @SET_FIELD(i64 noundef %78, i32 noundef %79, i32 noundef %81) #3 %83 = load i64, ptr %33, align 8, !tbaa !24 %84 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_READ, align 4, !tbaa !5 %85 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 11 %86 = load i32, ptr %85, align 4, !tbaa !37 %87 = call i32 @SET_FIELD(i64 noundef %83, i32 noundef %84, i32 noundef %86) #3 %88 = load i64, ptr %33, align 8, !tbaa !24 %89 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_ENABLE_MW_BIND, align 4, !tbaa !5 %90 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 12 %91 = load i32, ptr %90, align 8, !tbaa !38 %92 = call i32 @SET_FIELD(i64 noundef %88, i32 noundef %89, i32 noundef %91) #3 %93 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 10 %94 = load i64, ptr %93, align 8, !tbaa !39 %95 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_PBL_PAGE_SIZE_LOG, align 4, !tbaa !5 %96 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 13 %97 = load i32, ptr %96, align 4, !tbaa !40 %98 = add nsw i32 %97, -12 %99 = call i32 @SET_FIELD(i64 noundef %94, i32 noundef %95, i32 noundef %98) #3 %100 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 2 %101 = load i64, ptr %100, align 8, !tbaa !41 %102 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_DMA_MR, align 4, !tbaa !5 %103 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 5 %104 = load i32, ptr %103, align 4, !tbaa !31 %105 = call i32 @SET_FIELD(i64 noundef %101, i32 noundef %102, i32 noundef %104) #3 %106 = load i32, ptr %48, align 8, !tbaa !30 %107 = add i32 %106, -128 %108 = icmp ult i32 %107, 4 br i1 %108, label %113, label %109 109: ; preds = %62 %110 = load i32, ptr @ECORE_INVAL, align 4, !tbaa !5 %111 = load i32, ptr @ECORE_MSG_RDMA, align 4, !tbaa !5 %112 = call i32 @DP_VERBOSE(ptr noundef nonnull %0, i32 noundef %111, ptr noundef nonnull @.str.1, i32 noundef %110) #3 br label %193 113: ; preds = %62 %114 = zext nneg i32 %107 to i64 %115 = getelementptr inbounds [4 x ptr], ptr @switch.table.ecore_rdma_register_tid, i64 0, i64 %114 %116 = load ptr, ptr %115, align 8 %117 = load i32, ptr %116, align 4, !tbaa !5 %118 = load i64, ptr %93, align 8, !tbaa !39 %119 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_TID_TYPE, align 4, !tbaa !5 %120 = call i32 @SET_FIELD(i64 noundef %118, i32 noundef %119, i32 noundef %117) #3 %121 = load i32, ptr %1, align 8, !tbaa !9 %122 = sext i32 %121 to i64 %123 = call ptr @OSAL_CPU_TO_LE32(i64 noundef %122) #3 %124 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 9 store ptr %123, ptr %124, align 8, !tbaa !42 %125 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 22 %126 = load i32, ptr %125, align 4, !tbaa !43 %127 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 8 store i32 %126, ptr %127, align 4, !tbaa !44 %128 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 21 %129 = load i32, ptr %128, align 8, !tbaa !45 %130 = call i32 @OSAL_CPU_TO_LE16(i32 noundef %129) #3 %131 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 7 store i32 %130, ptr %131, align 8, !tbaa !46 %132 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 14 %133 = load i32, ptr %132, align 8, !tbaa !47 %134 = call i32 @DMA_LO_LE(i32 noundef %133) #3 %135 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 5 store i32 %134, ptr %135, align 8, !tbaa !48 %136 = load i32, ptr %40, align 8, !tbaa !28 %137 = icmp eq i32 %136, 0 %138 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 4 br i1 %137, label %144, label %139 139: ; preds = %113 %140 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 4, i32 1 store i64 0, ptr %140, align 8, !tbaa !49 %141 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 15 %142 = load i64, ptr %141, align 8, !tbaa !50 %143 = call ptr @OSAL_CPU_TO_LE32(i64 noundef %142) #3 store ptr %143, ptr %138, align 8, !tbaa !51 br label %151 144: ; preds = %113 %145 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 20 %146 = load i32, ptr %145, align 4, !tbaa !52 %147 = load ptr, ptr %138, align 8 %148 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 4, i32 1 %149 = load i64, ptr %148, align 8 %150 = call i32 @DMA_REGPAIR_LE(ptr %147, i64 %149, i32 noundef %146) #3 br label %151 151: ; preds = %144, %139 %152 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 3 %153 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 19 %154 = load i32, ptr %153, align 8, !tbaa !53 %155 = load ptr, ptr %152, align 8 %156 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 3, i32 1 %157 = load i64, ptr %156, align 8 %158 = call i32 @DMA_REGPAIR_LE(ptr %155, i64 %157, i32 noundef %154) #3 %159 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 18 %160 = load i64, ptr %159, align 8, !tbaa !54 %161 = icmp eq i64 %160, 0 br i1 %161, label %179, label %162 162: ; preds = %151 %163 = load i64, ptr %100, align 8, !tbaa !41 %164 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_DIF_ON_HOST_FLG, align 4, !tbaa !5 %165 = call i32 @SET_FIELD(i64 noundef %163, i32 noundef %164, i32 noundef 1) #3 %166 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 1 %167 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 17 %168 = load i32, ptr %167, align 4, !tbaa !55 %169 = load ptr, ptr %166, align 8 %170 = getelementptr inbounds %struct.rdma_register_tid_ramrod_data, ptr %32, i64 0, i32 1, i32 1 %171 = load i64, ptr %170, align 8 %172 = call i32 @DMA_REGPAIR_LE(ptr %169, i64 %171, i32 noundef %168) #3 %173 = getelementptr inbounds %struct.ecore_rdma_register_tid_in_params, ptr %1, i64 0, i32 16 %174 = load i32, ptr %173, align 8, !tbaa !56 %175 = load ptr, ptr %32, align 8 %176 = getelementptr inbounds { ptr, i64 }, ptr %32, i64 0, i32 1 %177 = load i64, ptr %176, align 8 %178 = call i32 @DMA_REGPAIR_LE(ptr %175, i64 %177, i32 noundef %174) #3 br label %179 179: ; preds = %162, %151 %180 = load ptr, ptr %4, align 8, !tbaa !23 %181 = call i32 @ecore_spq_post(ptr noundef nonnull %0, ptr noundef %180, ptr noundef nonnull %5) #3 %182 = icmp eq i32 %181, 0 br i1 %182, label %183, label %193 183: ; preds = %179 %184 = load i64, ptr %5, align 8, !tbaa !57 %185 = load i64, ptr @RDMA_RETURN_OK, align 8, !tbaa !57 %186 = icmp eq i64 %184, %185 br i1 %186, label %190, label %187 187: ; preds = %183 %188 = call i32 @DP_NOTICE(ptr noundef nonnull %0, i32 noundef 1, ptr noundef nonnull @.str.2, i64 noundef %184) #3 %189 = load i32, ptr @ECORE_UNKNOWN_ERROR, align 4, !tbaa !5 br label %193 190: ; preds = %183 %191 = load i32, ptr @ECORE_MSG_RDMA, align 4, !tbaa !5 %192 = call i32 @DP_VERBOSE(ptr noundef nonnull %0, i32 noundef %191, ptr noundef nonnull @.str.3, i32 noundef 0) #3 br label %193 193: ; preds = %179, %190, %187, %109, %21 %194 = phi i32 [ %18, %21 ], [ %110, %109 ], [ %189, %187 ], [ 0, %190 ], [ %181, %179 ] call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %5) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %4) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %3) #3 ret i32 %194 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @DP_VERBOSE(ptr noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @OSAL_MEMSET(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @ecore_sp_init_request(ptr noundef, ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @SET_FIELD(i64 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare ptr @OSAL_CPU_TO_LE32(i64 noundef) local_unnamed_addr #2 declare i32 @OSAL_CPU_TO_LE16(i32 noundef) local_unnamed_addr #2 declare i32 @DMA_LO_LE(i32 noundef) local_unnamed_addr #2 declare i32 @DMA_REGPAIR_LE(ptr, i64, i32 noundef) local_unnamed_addr #2 declare i32 @ecore_spq_post(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @DP_NOTICE(ptr noundef, i32 noundef, ptr noundef, i64 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !6, i64 0} !10 = !{!"ecore_rdma_register_tid_in_params", !6, i64 0, !6, i64 4, !6, i64 8, !6, i64 12, !6, i64 16, !6, i64 20, !6, i64 24, !6, i64 28, !6, i64 32, !6, i64 36, !6, i64 40, !6, i64 44, !6, i64 48, !6, i64 52, !6, i64 56, !11, i64 64, !6, i64 72, !6, i64 76, !11, i64 80, !6, i64 88, !6, i64 92, !6, i64 96, !6, i64 100} !11 = !{!"long", !7, i64 0} !12 = !{!13, !6, i64 8} !13 = !{!"ecore_hwfn", !14, i64 0, !15, i64 8} !14 = !{!"any pointer", !7, i64 0} !15 = !{!"TYPE_5__", !6, i64 0} !16 = !{!17, !6, i64 4} !17 = !{!"ecore_sp_init_data", !6, i64 0, !6, i64 4} !18 = !{!17, !6, i64 0} !19 = !{!13, !14, i64 0} !20 = !{!21, !6, i64 8} !21 = !{!"TYPE_6__", !11, i64 0, !6, i64 8} !22 = !{!21, !11, i64 0} !23 = !{!14, !14, i64 0} !24 = !{!25, !11, i64 112} !25 = !{!"rdma_register_tid_ramrod_data", !26, i64 0, !26, i64 16, !11, i64 32, !26, i64 40, !26, i64 56, !6, i64 72, !11, i64 80, !6, i64 88, !6, i64 92, !14, i64 96, !11, i64 104, !11, i64 112} !26 = !{!"TYPE_8__", !14, i64 0, !11, i64 8} !27 = !{!10, !6, i64 4} !28 = !{!10, !6, i64 8} !29 = !{!10, !6, i64 12} !30 = !{!10, !6, i64 16} !31 = !{!10, !6, i64 20} !32 = !{!10, !6, i64 24} !33 = !{!10, !6, i64 28} !34 = !{!10, !6, i64 32} !35 = !{!10, !6, i64 36} !36 = !{!10, !6, i64 40} !37 = !{!10, !6, i64 44} !38 = !{!10, !6, i64 48} !39 = !{!25, !11, i64 104} !40 = !{!10, !6, i64 52} !41 = !{!25, !11, i64 32} !42 = !{!25, !14, i64 96} !43 = !{!10, !6, i64 100} !44 = !{!25, !6, i64 92} !45 = !{!10, !6, i64 96} !46 = !{!25, !6, i64 88} !47 = !{!10, !6, i64 56} !48 = !{!25, !6, i64 72} !49 = !{!25, !11, i64 64} !50 = !{!10, !11, i64 64} !51 = !{!25, !14, i64 56} !52 = !{!10, !6, i64 92} !53 = !{!10, !6, i64 88} !54 = !{!10, !11, i64 80} !55 = !{!10, !6, i64 76} !56 = !{!10, !6, i64 72} !57 = !{!11, !11, i64 0}
; ModuleID = 'AnghaBench/freebsd/sys/dev/qlnx/qlnxe/extr_ecore_rdma.c_ecore_rdma_register_tid.c' source_filename = "AnghaBench/freebsd/sys/dev/qlnx/qlnxe/extr_ecore_rdma.c_ecore_rdma_register_tid.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.ecore_sp_init_data = type { i32, i32 } @ECORE_MSG_RDMA = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [13 x i8] c"itid = %08x\0A\00", align 1 @ECORE_SPQ_MODE_EBLOCK = common local_unnamed_addr global i32 0, align 4 @RDMA_RAMROD_REGISTER_MR = common local_unnamed_addr global i32 0, align 4 @ECORE_SUCCESS = common local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [9 x i8] c"rc = %d\0A\00", align 1 @RDMA_REGISTER_TID_RAMROD_DATA_TWO_LEVEL_PBL = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_ZERO_BASED = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_PHY_MR = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_PAGE_SIZE_LOG = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_READ = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_WRITE = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_ATOMIC = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_WRITE = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_READ = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_ENABLE_MW_BIND = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_PBL_PAGE_SIZE_LOG = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_DMA_MR = common local_unnamed_addr global i32 0, align 4 @RDMA_TID_REGISTERED_MR = common local_unnamed_addr global i32 0, align 4 @RDMA_TID_FMR = common local_unnamed_addr global i32 0, align 4 @RDMA_TID_MW_TYPE1 = common local_unnamed_addr global i32 0, align 4 @RDMA_TID_MW_TYPE2A = common local_unnamed_addr global i32 0, align 4 @ECORE_INVAL = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_TID_TYPE = common local_unnamed_addr global i32 0, align 4 @RDMA_REGISTER_TID_RAMROD_DATA_DIF_ON_HOST_FLG = common local_unnamed_addr global i32 0, align 4 @RDMA_RETURN_OK = common local_unnamed_addr global i64 0, align 8 @.str.2 = private unnamed_addr constant [21 x i8] c"fw_return_code = %d\0A\00", align 1 @ECORE_UNKNOWN_ERROR = common local_unnamed_addr global i32 0, align 4 @.str.3 = private unnamed_addr constant [23 x i8] c"Register TID, rc = %d\0A\00", align 1 @switch.table.ecore_rdma_register_tid = private unnamed_addr constant [4 x ptr] [ptr @RDMA_TID_REGISTERED_MR, ptr @RDMA_TID_MW_TYPE2A, ptr @RDMA_TID_MW_TYPE1, ptr @RDMA_TID_FMR], align 8 ; Function Attrs: nounwind ssp uwtable(sync) define i32 @ecore_rdma_register_tid(ptr noundef %0, ptr nocapture noundef readonly %1) local_unnamed_addr #0 { %3 = alloca %struct.ecore_sp_init_data, align 4 %4 = alloca ptr, align 8 %5 = alloca i64, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %3) #3 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %4) #3 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %5) #3 %6 = load i32, ptr @ECORE_MSG_RDMA, align 4, !tbaa !6 %7 = load i32, ptr %1, align 8, !tbaa !10 %8 = tail call i32 @DP_VERBOSE(ptr noundef %0, i32 noundef %6, ptr noundef nonnull @.str, i32 noundef %7) #3 %9 = call i32 @OSAL_MEMSET(ptr noundef nonnull %3, i32 noundef 0, i32 noundef 8) #3 %10 = getelementptr inbounds i8, ptr %0, i64 8 %11 = load i32, ptr %10, align 8, !tbaa !13 %12 = getelementptr inbounds i8, ptr %3, i64 4 store i32 %11, ptr %12, align 4, !tbaa !17 %13 = load i32, ptr @ECORE_SPQ_MODE_EBLOCK, align 4, !tbaa !6 store i32 %13, ptr %3, align 4, !tbaa !19 %14 = load i32, ptr @RDMA_RAMROD_REGISTER_MR, align 4, !tbaa !6 %15 = load ptr, ptr %0, align 8, !tbaa !20 %16 = getelementptr inbounds i8, ptr %15, i64 8 %17 = load i32, ptr %16, align 8, !tbaa !21 %18 = call i32 @ecore_sp_init_request(ptr noundef nonnull %0, ptr noundef nonnull %4, i32 noundef %14, i32 noundef %17, ptr noundef nonnull %3) #3 %19 = load i32, ptr @ECORE_SUCCESS, align 4, !tbaa !6 %20 = icmp eq i32 %18, %19 br i1 %20, label %24, label %21 21: ; preds = %2 %22 = load i32, ptr @ECORE_MSG_RDMA, align 4, !tbaa !6 %23 = call i32 @DP_VERBOSE(ptr noundef nonnull %0, i32 noundef %22, ptr noundef nonnull @.str.1, i32 noundef %18) #3 br label %201 24: ; preds = %2 %25 = load ptr, ptr %0, align 8, !tbaa !20 %26 = load i64, ptr %25, align 8, !tbaa !23 %27 = load i32, ptr %1, align 8, !tbaa !10 %28 = sext i32 %27 to i64 %29 = icmp slt i64 %26, %28 br i1 %29, label %30, label %31 30: ; preds = %24 store i64 %28, ptr %25, align 8, !tbaa !23 br label %31 31: ; preds = %30, %24 %32 = load ptr, ptr %4, align 8, !tbaa !24 %33 = getelementptr inbounds i8, ptr %32, i64 112 store i64 0, ptr %33, align 8, !tbaa !25 %34 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_TWO_LEVEL_PBL, align 4, !tbaa !6 %35 = getelementptr inbounds i8, ptr %1, i64 4 %36 = load i32, ptr %35, align 4, !tbaa !28 %37 = call i32 @SET_FIELD(i64 noundef 0, i32 noundef %34, i32 noundef %36) #3 %38 = load i64, ptr %33, align 8, !tbaa !25 %39 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_ZERO_BASED, align 4, !tbaa !6 %40 = getelementptr inbounds i8, ptr %1, i64 8 %41 = load i32, ptr %40, align 8, !tbaa !29 %42 = call i32 @SET_FIELD(i64 noundef %38, i32 noundef %39, i32 noundef %41) #3 %43 = load i64, ptr %33, align 8, !tbaa !25 %44 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_PHY_MR, align 4, !tbaa !6 %45 = getelementptr inbounds i8, ptr %1, i64 12 %46 = load i32, ptr %45, align 4, !tbaa !30 %47 = call i32 @SET_FIELD(i64 noundef %43, i32 noundef %44, i32 noundef %46) #3 %48 = getelementptr inbounds i8, ptr %1, i64 16 %49 = load i32, ptr %48, align 8, !tbaa !31 %50 = icmp eq i32 %49, 131 br i1 %50, label %62, label %51 51: ; preds = %31 %52 = getelementptr inbounds i8, ptr %1, i64 20 %53 = load i32, ptr %52, align 4, !tbaa !32 %54 = icmp eq i32 %53, 0 br i1 %54, label %55, label %62 55: ; preds = %51 %56 = load i64, ptr %33, align 8, !tbaa !25 %57 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_PAGE_SIZE_LOG, align 4, !tbaa !6 %58 = getelementptr inbounds i8, ptr %1, i64 24 %59 = load i32, ptr %58, align 8, !tbaa !33 %60 = add nsw i32 %59, -12 %61 = call i32 @SET_FIELD(i64 noundef %56, i32 noundef %57, i32 noundef %60) #3 br label %62 62: ; preds = %55, %51, %31 %63 = load i64, ptr %33, align 8, !tbaa !25 %64 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_READ, align 4, !tbaa !6 %65 = getelementptr inbounds i8, ptr %1, i64 28 %66 = load i32, ptr %65, align 4, !tbaa !34 %67 = call i32 @SET_FIELD(i64 noundef %63, i32 noundef %64, i32 noundef %66) #3 %68 = load i64, ptr %33, align 8, !tbaa !25 %69 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_WRITE, align 4, !tbaa !6 %70 = getelementptr inbounds i8, ptr %1, i64 32 %71 = load i32, ptr %70, align 8, !tbaa !35 %72 = call i32 @SET_FIELD(i64 noundef %68, i32 noundef %69, i32 noundef %71) #3 %73 = load i64, ptr %33, align 8, !tbaa !25 %74 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_ATOMIC, align 4, !tbaa !6 %75 = getelementptr inbounds i8, ptr %1, i64 36 %76 = load i32, ptr %75, align 4, !tbaa !36 %77 = call i32 @SET_FIELD(i64 noundef %73, i32 noundef %74, i32 noundef %76) #3 %78 = load i64, ptr %33, align 8, !tbaa !25 %79 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_WRITE, align 4, !tbaa !6 %80 = getelementptr inbounds i8, ptr %1, i64 40 %81 = load i32, ptr %80, align 8, !tbaa !37 %82 = call i32 @SET_FIELD(i64 noundef %78, i32 noundef %79, i32 noundef %81) #3 %83 = load i64, ptr %33, align 8, !tbaa !25 %84 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_READ, align 4, !tbaa !6 %85 = getelementptr inbounds i8, ptr %1, i64 44 %86 = load i32, ptr %85, align 4, !tbaa !38 %87 = call i32 @SET_FIELD(i64 noundef %83, i32 noundef %84, i32 noundef %86) #3 %88 = load i64, ptr %33, align 8, !tbaa !25 %89 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_ENABLE_MW_BIND, align 4, !tbaa !6 %90 = getelementptr inbounds i8, ptr %1, i64 48 %91 = load i32, ptr %90, align 8, !tbaa !39 %92 = call i32 @SET_FIELD(i64 noundef %88, i32 noundef %89, i32 noundef %91) #3 %93 = getelementptr inbounds i8, ptr %32, i64 104 %94 = load i64, ptr %93, align 8, !tbaa !40 %95 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_PBL_PAGE_SIZE_LOG, align 4, !tbaa !6 %96 = getelementptr inbounds i8, ptr %1, i64 52 %97 = load i32, ptr %96, align 4, !tbaa !41 %98 = add nsw i32 %97, -12 %99 = call i32 @SET_FIELD(i64 noundef %94, i32 noundef %95, i32 noundef %98) #3 %100 = getelementptr inbounds i8, ptr %32, i64 32 %101 = load i64, ptr %100, align 8, !tbaa !42 %102 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_DMA_MR, align 4, !tbaa !6 %103 = getelementptr inbounds i8, ptr %1, i64 20 %104 = load i32, ptr %103, align 4, !tbaa !32 %105 = call i32 @SET_FIELD(i64 noundef %101, i32 noundef %102, i32 noundef %104) #3 %106 = load i32, ptr %48, align 8, !tbaa !31 %107 = add i32 %106, -128 %108 = icmp ult i32 %107, 4 br i1 %108, label %113, label %109 109: ; preds = %62 %110 = load i32, ptr @ECORE_INVAL, align 4, !tbaa !6 %111 = load i32, ptr @ECORE_MSG_RDMA, align 4, !tbaa !6 %112 = call i32 @DP_VERBOSE(ptr noundef nonnull %0, i32 noundef %111, ptr noundef nonnull @.str.1, i32 noundef %110) #3 br label %201 113: ; preds = %62 %114 = zext nneg i32 %107 to i64 %115 = getelementptr inbounds [4 x ptr], ptr @switch.table.ecore_rdma_register_tid, i64 0, i64 %114 %116 = load ptr, ptr %115, align 8 %117 = load i32, ptr %116, align 4, !tbaa !6 %118 = load i64, ptr %93, align 8, !tbaa !40 %119 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_TID_TYPE, align 4, !tbaa !6 %120 = call i32 @SET_FIELD(i64 noundef %118, i32 noundef %119, i32 noundef %117) #3 %121 = load i32, ptr %1, align 8, !tbaa !10 %122 = sext i32 %121 to i64 %123 = call ptr @OSAL_CPU_TO_LE32(i64 noundef %122) #3 %124 = getelementptr inbounds i8, ptr %32, i64 96 store ptr %123, ptr %124, align 8, !tbaa !43 %125 = getelementptr inbounds i8, ptr %1, i64 100 %126 = load i32, ptr %125, align 4, !tbaa !44 %127 = getelementptr inbounds i8, ptr %32, i64 92 store i32 %126, ptr %127, align 4, !tbaa !45 %128 = getelementptr inbounds i8, ptr %1, i64 96 %129 = load i32, ptr %128, align 8, !tbaa !46 %130 = call i32 @OSAL_CPU_TO_LE16(i32 noundef %129) #3 %131 = getelementptr inbounds i8, ptr %32, i64 88 store i32 %130, ptr %131, align 8, !tbaa !47 %132 = getelementptr inbounds i8, ptr %1, i64 56 %133 = load i32, ptr %132, align 8, !tbaa !48 %134 = call i32 @DMA_LO_LE(i32 noundef %133) #3 %135 = getelementptr inbounds i8, ptr %32, i64 72 store i32 %134, ptr %135, align 8, !tbaa !49 %136 = load i32, ptr %40, align 8, !tbaa !29 %137 = icmp eq i32 %136, 0 %138 = getelementptr inbounds i8, ptr %32, i64 56 br i1 %137, label %144, label %139 139: ; preds = %113 %140 = getelementptr inbounds i8, ptr %32, i64 64 store i64 0, ptr %140, align 8, !tbaa !50 %141 = getelementptr inbounds i8, ptr %1, i64 64 %142 = load i64, ptr %141, align 8, !tbaa !51 %143 = call ptr @OSAL_CPU_TO_LE32(i64 noundef %142) #3 store ptr %143, ptr %138, align 8, !tbaa !52 br label %153 144: ; preds = %113 %145 = getelementptr inbounds i8, ptr %1, i64 92 %146 = load i32, ptr %145, align 4, !tbaa !53 %147 = load i64, ptr %138, align 8 %148 = insertvalue [2 x i64] poison, i64 %147, 0 %149 = getelementptr inbounds i8, ptr %32, i64 64 %150 = load i64, ptr %149, align 8 %151 = insertvalue [2 x i64] %148, i64 %150, 1 %152 = call i32 @DMA_REGPAIR_LE([2 x i64] %151, i32 noundef %146) #3 br label %153 153: ; preds = %144, %139 %154 = getelementptr inbounds i8, ptr %32, i64 40 %155 = getelementptr inbounds i8, ptr %1, i64 88 %156 = load i32, ptr %155, align 8, !tbaa !54 %157 = load i64, ptr %154, align 8 %158 = insertvalue [2 x i64] poison, i64 %157, 0 %159 = getelementptr inbounds i8, ptr %32, i64 48 %160 = load i64, ptr %159, align 8 %161 = insertvalue [2 x i64] %158, i64 %160, 1 %162 = call i32 @DMA_REGPAIR_LE([2 x i64] %161, i32 noundef %156) #3 %163 = getelementptr inbounds i8, ptr %1, i64 80 %164 = load i64, ptr %163, align 8, !tbaa !55 %165 = icmp eq i64 %164, 0 br i1 %165, label %187, label %166 166: ; preds = %153 %167 = load i64, ptr %100, align 8, !tbaa !42 %168 = load i32, ptr @RDMA_REGISTER_TID_RAMROD_DATA_DIF_ON_HOST_FLG, align 4, !tbaa !6 %169 = call i32 @SET_FIELD(i64 noundef %167, i32 noundef %168, i32 noundef 1) #3 %170 = getelementptr inbounds i8, ptr %32, i64 16 %171 = getelementptr inbounds i8, ptr %1, i64 76 %172 = load i32, ptr %171, align 4, !tbaa !56 %173 = load i64, ptr %170, align 8 %174 = insertvalue [2 x i64] poison, i64 %173, 0 %175 = getelementptr inbounds i8, ptr %32, i64 24 %176 = load i64, ptr %175, align 8 %177 = insertvalue [2 x i64] %174, i64 %176, 1 %178 = call i32 @DMA_REGPAIR_LE([2 x i64] %177, i32 noundef %172) #3 %179 = getelementptr inbounds i8, ptr %1, i64 72 %180 = load i32, ptr %179, align 8, !tbaa !57 %181 = load i64, ptr %32, align 8 %182 = insertvalue [2 x i64] poison, i64 %181, 0 %183 = getelementptr inbounds i8, ptr %32, i64 8 %184 = load i64, ptr %183, align 8 %185 = insertvalue [2 x i64] %182, i64 %184, 1 %186 = call i32 @DMA_REGPAIR_LE([2 x i64] %185, i32 noundef %180) #3 br label %187 187: ; preds = %166, %153 %188 = load ptr, ptr %4, align 8, !tbaa !24 %189 = call i32 @ecore_spq_post(ptr noundef nonnull %0, ptr noundef %188, ptr noundef nonnull %5) #3 %190 = icmp eq i32 %189, 0 br i1 %190, label %191, label %201 191: ; preds = %187 %192 = load i64, ptr %5, align 8, !tbaa !58 %193 = load i64, ptr @RDMA_RETURN_OK, align 8, !tbaa !58 %194 = icmp eq i64 %192, %193 br i1 %194, label %198, label %195 195: ; preds = %191 %196 = call i32 @DP_NOTICE(ptr noundef nonnull %0, i32 noundef 1, ptr noundef nonnull @.str.2, i64 noundef %192) #3 %197 = load i32, ptr @ECORE_UNKNOWN_ERROR, align 4, !tbaa !6 br label %201 198: ; preds = %191 %199 = load i32, ptr @ECORE_MSG_RDMA, align 4, !tbaa !6 %200 = call i32 @DP_VERBOSE(ptr noundef nonnull %0, i32 noundef %199, ptr noundef nonnull @.str.3, i32 noundef 0) #3 br label %201 201: ; preds = %187, %198, %195, %109, %21 %202 = phi i32 [ %18, %21 ], [ %110, %109 ], [ %197, %195 ], [ 0, %198 ], [ %189, %187 ] call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %5) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %4) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %3) #3 ret i32 %202 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @DP_VERBOSE(ptr noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @OSAL_MEMSET(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @ecore_sp_init_request(ptr noundef, ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare i32 @SET_FIELD(i64 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare ptr @OSAL_CPU_TO_LE32(i64 noundef) local_unnamed_addr #2 declare i32 @OSAL_CPU_TO_LE16(i32 noundef) local_unnamed_addr #2 declare i32 @DMA_LO_LE(i32 noundef) local_unnamed_addr #2 declare i32 @DMA_REGPAIR_LE([2 x i64], i32 noundef) local_unnamed_addr #2 declare i32 @ecore_spq_post(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @DP_NOTICE(ptr noundef, i32 noundef, ptr noundef, i64 noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !7, i64 0} !11 = !{!"ecore_rdma_register_tid_in_params", !7, i64 0, !7, i64 4, !7, i64 8, !7, i64 12, !7, i64 16, !7, i64 20, !7, i64 24, !7, i64 28, !7, i64 32, !7, i64 36, !7, i64 40, !7, i64 44, !7, i64 48, !7, i64 52, !7, i64 56, !12, i64 64, !7, i64 72, !7, i64 76, !12, i64 80, !7, i64 88, !7, i64 92, !7, i64 96, !7, i64 100} !12 = !{!"long", !8, i64 0} !13 = !{!14, !7, i64 8} !14 = !{!"ecore_hwfn", !15, i64 0, !16, i64 8} !15 = !{!"any pointer", !8, i64 0} !16 = !{!"TYPE_5__", !7, i64 0} !17 = !{!18, !7, i64 4} !18 = !{!"ecore_sp_init_data", !7, i64 0, !7, i64 4} !19 = !{!18, !7, i64 0} !20 = !{!14, !15, i64 0} !21 = !{!22, !7, i64 8} !22 = !{!"TYPE_6__", !12, i64 0, !7, i64 8} !23 = !{!22, !12, i64 0} !24 = !{!15, !15, i64 0} !25 = !{!26, !12, i64 112} !26 = !{!"rdma_register_tid_ramrod_data", !27, i64 0, !27, i64 16, !12, i64 32, !27, i64 40, !27, i64 56, !7, i64 72, !12, i64 80, !7, i64 88, !7, i64 92, !15, i64 96, !12, i64 104, !12, i64 112} !27 = !{!"TYPE_8__", !15, i64 0, !12, i64 8} !28 = !{!11, !7, i64 4} !29 = !{!11, !7, i64 8} !30 = !{!11, !7, i64 12} !31 = !{!11, !7, i64 16} !32 = !{!11, !7, i64 20} !33 = !{!11, !7, i64 24} !34 = !{!11, !7, i64 28} !35 = !{!11, !7, i64 32} !36 = !{!11, !7, i64 36} !37 = !{!11, !7, i64 40} !38 = !{!11, !7, i64 44} !39 = !{!11, !7, i64 48} !40 = !{!26, !12, i64 104} !41 = !{!11, !7, i64 52} !42 = !{!26, !12, i64 32} !43 = !{!26, !15, i64 96} !44 = !{!11, !7, i64 100} !45 = !{!26, !7, i64 92} !46 = !{!11, !7, i64 96} !47 = !{!26, !7, i64 88} !48 = !{!11, !7, i64 56} !49 = !{!26, !7, i64 72} !50 = !{!26, !12, i64 64} !51 = !{!11, !12, i64 64} !52 = !{!26, !15, i64 56} !53 = !{!11, !7, i64 92} !54 = !{!11, !7, i64 88} !55 = !{!11, !12, i64 80} !56 = !{!11, !7, i64 76} !57 = !{!11, !7, i64 72} !58 = !{!12, !12, i64 0}
freebsd_sys_dev_qlnx_qlnxe_extr_ecore_rdma.c_ecore_rdma_register_tid
; ModuleID = 'AnghaBench/fastsocket/kernel/net/sunrpc/extr_cache.c_content_open_procfs.c' source_filename = "AnghaBench/fastsocket/kernel/net/sunrpc/extr_cache.c_content_open_procfs.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @content_open_procfs], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @content_open_procfs(ptr noundef %0, ptr noundef %1) #0 { %3 = tail call ptr @PDE(ptr noundef %0) #2 %4 = load ptr, ptr %3, align 8, !tbaa !5 %5 = tail call i32 @content_open(ptr noundef %0, ptr noundef %1, ptr noundef %4) #2 ret i32 %5 } declare ptr @PDE(ptr noundef) local_unnamed_addr #1 declare i32 @content_open(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_2__", !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/fastsocket/kernel/net/sunrpc/extr_cache.c_content_open_procfs.c' source_filename = "AnghaBench/fastsocket/kernel/net/sunrpc/extr_cache.c_content_open_procfs.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @content_open_procfs], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @content_open_procfs(ptr noundef %0, ptr noundef %1) #0 { %3 = tail call ptr @PDE(ptr noundef %0) #2 %4 = load ptr, ptr %3, align 8, !tbaa !6 %5 = tail call i32 @content_open(ptr noundef %0, ptr noundef %1, ptr noundef %4) #2 ret i32 %5 } declare ptr @PDE(ptr noundef) local_unnamed_addr #1 declare i32 @content_open(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_2__", !8, i64 0} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"}
fastsocket_kernel_net_sunrpc_extr_cache.c_content_open_procfs
; ModuleID = 'AnghaBench/freebsd/contrib/subversion/subversion/libsvn_wc/extr_wc_db_pristine.c_pristine_read_txn.c' source_filename = "AnghaBench/freebsd/contrib/subversion/subversion/libsvn_wc/extr_wc_db_pristine.c_pristine_read_txn.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @STMT_SELECT_PRISTINE_SIZE = dso_local local_unnamed_addr global i32 0, align 4 @SVN_ERR_WC_PATH_NOT_FOUND = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [31 x i8] c"Pristine text '%s' not present\00", align 1 @APR_READ = dso_local local_unnamed_addr global i32 0, align 4 @APR_OS_DEFAULT = dso_local local_unnamed_addr global i32 0, align 4 @FALSE = dso_local local_unnamed_addr global i32 0, align 4 @SVN_NO_ERROR = dso_local local_unnamed_addr global ptr null, align 8 @llvm.compiler.used = appending global [1 x ptr] [ptr @pristine_read_txn], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal ptr @pristine_read_txn(ptr noundef writeonly %0, ptr noundef writeonly %1, ptr nocapture noundef readonly %2, ptr noundef %3, ptr noundef %4, ptr noundef %5, ptr noundef %6) #0 { %8 = alloca ptr, align 8 %9 = alloca i32, align 4 %10 = alloca ptr, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %8) #3 call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %9) #3 %11 = load i32, ptr %2, align 4, !tbaa !5 %12 = load i32, ptr @STMT_SELECT_PRISTINE_SIZE, align 4, !tbaa !10 %13 = call i32 @svn_sqlite__get_statement(ptr noundef nonnull %8, i32 noundef %11, i32 noundef %12) #3 %14 = call i32 @SVN_ERR(i32 noundef %13) #3 %15 = load ptr, ptr %8, align 8, !tbaa !11 %16 = call i32 @svn_sqlite__bind_checksum(ptr noundef %15, i32 noundef 1, ptr noundef %3, ptr noundef %6) #3 %17 = call i32 @SVN_ERR(i32 noundef %16) #3 %18 = load ptr, ptr %8, align 8, !tbaa !11 %19 = call i32 @svn_sqlite__step(ptr noundef nonnull %9, ptr noundef %18) #3 %20 = call i32 @SVN_ERR(i32 noundef %19) #3 %21 = icmp eq ptr %1, null br i1 %21, label %25, label %22 22: ; preds = %7 %23 = load ptr, ptr %8, align 8, !tbaa !11 %24 = call i32 @svn_sqlite__column_int64(ptr noundef %23, i32 noundef 0) #3 store i32 %24, ptr %1, align 4, !tbaa !10 br label %25 25: ; preds = %22, %7 %26 = load ptr, ptr %8, align 8, !tbaa !11 %27 = call i32 @svn_sqlite__reset(ptr noundef %26) #3 %28 = call i32 @SVN_ERR(i32 noundef %27) #3 %29 = load i32, ptr %9, align 4, !tbaa !10 %30 = icmp eq i32 %29, 0 br i1 %30, label %31, label %36 31: ; preds = %25 %32 = load i32, ptr @SVN_ERR_WC_PATH_NOT_FOUND, align 4, !tbaa !10 %33 = call i32 @_(ptr noundef nonnull @.str) #3 %34 = call i32 @svn_checksum_to_cstring_display(ptr noundef %3, ptr noundef %6) #3 %35 = call ptr @svn_error_createf(i32 noundef %32, ptr noundef null, i32 noundef %33, i32 noundef %34) #3 br label %48 36: ; preds = %25 %37 = icmp eq ptr %0, null br i1 %37, label %46, label %38 38: ; preds = %36 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %10) #3 %39 = load i32, ptr @APR_READ, align 4, !tbaa !10 %40 = load i32, ptr @APR_OS_DEFAULT, align 4, !tbaa !10 %41 = call i32 @svn_io_file_open(ptr noundef nonnull %10, ptr noundef %4, i32 noundef %39, i32 noundef %40, ptr noundef %5) #3 %42 = call i32 @SVN_ERR(i32 noundef %41) #3 %43 = load ptr, ptr %10, align 8, !tbaa !11 %44 = load i32, ptr @FALSE, align 4, !tbaa !10 %45 = call ptr @svn_stream_from_aprfile2(ptr noundef %43, i32 noundef %44, ptr noundef %5) #3 store ptr %45, ptr %0, align 8, !tbaa !11 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %10) #3 br label %46 46: ; preds = %38, %36 %47 = load ptr, ptr @SVN_NO_ERROR, align 8, !tbaa !11 br label %48 48: ; preds = %46, %31 %49 = phi ptr [ %47, %46 ], [ %35, %31 ] call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %9) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %8) #3 ret ptr %49 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @SVN_ERR(i32 noundef) local_unnamed_addr #2 declare i32 @svn_sqlite__get_statement(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @svn_sqlite__bind_checksum(ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @svn_sqlite__step(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @svn_sqlite__column_int64(ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @svn_sqlite__reset(ptr noundef) local_unnamed_addr #2 declare ptr @svn_error_createf(i32 noundef, ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @_(ptr noundef) local_unnamed_addr #2 declare i32 @svn_checksum_to_cstring_display(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @svn_io_file_open(ptr noundef, ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare ptr @svn_stream_from_aprfile2(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"TYPE_3__", !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!7, !7, i64 0} !11 = !{!12, !12, i64 0} !12 = !{!"any pointer", !8, i64 0}
; ModuleID = 'AnghaBench/freebsd/contrib/subversion/subversion/libsvn_wc/extr_wc_db_pristine.c_pristine_read_txn.c' source_filename = "AnghaBench/freebsd/contrib/subversion/subversion/libsvn_wc/extr_wc_db_pristine.c_pristine_read_txn.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @STMT_SELECT_PRISTINE_SIZE = common local_unnamed_addr global i32 0, align 4 @SVN_ERR_WC_PATH_NOT_FOUND = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [31 x i8] c"Pristine text '%s' not present\00", align 1 @APR_READ = common local_unnamed_addr global i32 0, align 4 @APR_OS_DEFAULT = common local_unnamed_addr global i32 0, align 4 @FALSE = common local_unnamed_addr global i32 0, align 4 @SVN_NO_ERROR = common local_unnamed_addr global ptr null, align 8 @llvm.used = appending global [1 x ptr] [ptr @pristine_read_txn], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal ptr @pristine_read_txn(ptr noundef writeonly %0, ptr noundef writeonly %1, ptr nocapture noundef readonly %2, ptr noundef %3, ptr noundef %4, ptr noundef %5, ptr noundef %6) #0 { %8 = alloca ptr, align 8 %9 = alloca i32, align 4 %10 = alloca ptr, align 8 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %8) #3 call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %9) #3 %11 = load i32, ptr %2, align 4, !tbaa !6 %12 = load i32, ptr @STMT_SELECT_PRISTINE_SIZE, align 4, !tbaa !11 %13 = call i32 @svn_sqlite__get_statement(ptr noundef nonnull %8, i32 noundef %11, i32 noundef %12) #3 %14 = call i32 @SVN_ERR(i32 noundef %13) #3 %15 = load ptr, ptr %8, align 8, !tbaa !12 %16 = call i32 @svn_sqlite__bind_checksum(ptr noundef %15, i32 noundef 1, ptr noundef %3, ptr noundef %6) #3 %17 = call i32 @SVN_ERR(i32 noundef %16) #3 %18 = load ptr, ptr %8, align 8, !tbaa !12 %19 = call i32 @svn_sqlite__step(ptr noundef nonnull %9, ptr noundef %18) #3 %20 = call i32 @SVN_ERR(i32 noundef %19) #3 %21 = icmp eq ptr %1, null br i1 %21, label %25, label %22 22: ; preds = %7 %23 = load ptr, ptr %8, align 8, !tbaa !12 %24 = call i32 @svn_sqlite__column_int64(ptr noundef %23, i32 noundef 0) #3 store i32 %24, ptr %1, align 4, !tbaa !11 br label %25 25: ; preds = %22, %7 %26 = load ptr, ptr %8, align 8, !tbaa !12 %27 = call i32 @svn_sqlite__reset(ptr noundef %26) #3 %28 = call i32 @SVN_ERR(i32 noundef %27) #3 %29 = load i32, ptr %9, align 4, !tbaa !11 %30 = icmp eq i32 %29, 0 br i1 %30, label %31, label %36 31: ; preds = %25 %32 = load i32, ptr @SVN_ERR_WC_PATH_NOT_FOUND, align 4, !tbaa !11 %33 = call i32 @_(ptr noundef nonnull @.str) #3 %34 = call i32 @svn_checksum_to_cstring_display(ptr noundef %3, ptr noundef %6) #3 %35 = call ptr @svn_error_createf(i32 noundef %32, ptr noundef null, i32 noundef %33, i32 noundef %34) #3 br label %48 36: ; preds = %25 %37 = icmp eq ptr %0, null br i1 %37, label %46, label %38 38: ; preds = %36 call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %10) #3 %39 = load i32, ptr @APR_READ, align 4, !tbaa !11 %40 = load i32, ptr @APR_OS_DEFAULT, align 4, !tbaa !11 %41 = call i32 @svn_io_file_open(ptr noundef nonnull %10, ptr noundef %4, i32 noundef %39, i32 noundef %40, ptr noundef %5) #3 %42 = call i32 @SVN_ERR(i32 noundef %41) #3 %43 = load ptr, ptr %10, align 8, !tbaa !12 %44 = load i32, ptr @FALSE, align 4, !tbaa !11 %45 = call ptr @svn_stream_from_aprfile2(ptr noundef %43, i32 noundef %44, ptr noundef %5) #3 store ptr %45, ptr %0, align 8, !tbaa !12 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %10) #3 br label %46 46: ; preds = %38, %36 %47 = load ptr, ptr @SVN_NO_ERROR, align 8, !tbaa !12 br label %48 48: ; preds = %46, %31 %49 = phi ptr [ %47, %46 ], [ %35, %31 ] call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %9) #3 call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %8) #3 ret ptr %49 } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @SVN_ERR(i32 noundef) local_unnamed_addr #2 declare i32 @svn_sqlite__get_statement(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @svn_sqlite__bind_checksum(ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @svn_sqlite__step(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @svn_sqlite__column_int64(ptr noundef, i32 noundef) local_unnamed_addr #2 declare i32 @svn_sqlite__reset(ptr noundef) local_unnamed_addr #2 declare ptr @svn_error_createf(i32 noundef, ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare i32 @_(ptr noundef) local_unnamed_addr #2 declare i32 @svn_checksum_to_cstring_display(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @svn_io_file_open(ptr noundef, ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 declare ptr @svn_stream_from_aprfile2(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"TYPE_3__", !8, i64 0} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!8, !8, i64 0} !12 = !{!13, !13, i64 0} !13 = !{!"any pointer", !9, i64 0}
freebsd_contrib_subversion_subversion_libsvn_wc_extr_wc_db_pristine.c_pristine_read_txn
; ModuleID = 'AnghaBench/freebsd/sys/netinet/libalias/extr_alias_db.c_StartPointOut.c' source_filename = "AnghaBench/freebsd/sys/netinet/libalias/extr_alias_db.c_StartPointOut.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @LINK_PPTP = dso_local local_unnamed_addr global i32 0, align 4 @LINK_TABLE_OUT_SIZE = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @StartPointOut], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(read, argmem: none, inaccessiblemem: none) uwtable define internal i32 @StartPointOut(i32 %0, i32 %1, i64 noundef %2, i64 noundef %3, i32 noundef %4) #0 { %6 = add nsw i32 %1, %0 %7 = load i32, ptr @LINK_PPTP, align 4, !tbaa !5 %8 = icmp eq i32 %7, %4 %9 = trunc i64 %2 to i32 %10 = add i32 %6, %9 %11 = trunc i64 %3 to i32 %12 = add i32 %10, %11 %13 = select i1 %8, i32 %6, i32 %12 %14 = add nsw i32 %13, %4 %15 = load i32, ptr @LINK_TABLE_OUT_SIZE, align 4, !tbaa !5 %16 = srem i32 %14, %15 ret i32 %16 } attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(read, argmem: none, inaccessiblemem: none) uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/freebsd/sys/netinet/libalias/extr_alias_db.c_StartPointOut.c' source_filename = "AnghaBench/freebsd/sys/netinet/libalias/extr_alias_db.c_StartPointOut.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @LINK_PPTP = common local_unnamed_addr global i32 0, align 4 @LINK_TABLE_OUT_SIZE = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @StartPointOut], section "llvm.metadata" ; Function Attrs: mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, argmem: none, inaccessiblemem: none) uwtable(sync) define internal i32 @StartPointOut(i64 %0, i64 %1, i64 noundef %2, i64 noundef %3, i32 noundef %4) #0 { %6 = trunc i64 %0 to i32 %7 = trunc i64 %1 to i32 %8 = add nsw i32 %7, %6 %9 = load i32, ptr @LINK_PPTP, align 4, !tbaa !6 %10 = icmp eq i32 %9, %4 %11 = trunc i64 %2 to i32 %12 = add i32 %8, %11 %13 = trunc i64 %3 to i32 %14 = add i32 %12, %13 %15 = select i1 %10, i32 %8, i32 %14 %16 = add nsw i32 %15, %4 %17 = load i32, ptr @LINK_TABLE_OUT_SIZE, align 4, !tbaa !6 %18 = srem i32 %16, %17 ret i32 %18 } attributes #0 = { mustprogress nofree norecurse nosync nounwind ssp willreturn memory(read, argmem: none, inaccessiblemem: none) uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
freebsd_sys_netinet_libalias_extr_alias_db.c_StartPointOut
; ModuleID = 'AnghaBench/linux/drivers/media/usb/uvc/extr_uvc_debugfs.c_uvc_debugfs_init_stream.c' source_filename = "AnghaBench/linux/drivers/media/usb/uvc/extr_uvc_debugfs.c_uvc_debugfs_init_stream.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.uvc_streaming = type { i32, ptr, ptr } %struct.usb_device = type { i32, ptr } @uvc_debugfs_root_dir = dso_local local_unnamed_addr global ptr null, align 8 @.str = private unnamed_addr constant [9 x i8] c"%u-%u-%u\00", align 1 @KERN_INFO = dso_local local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [40 x i8] c"Unable to create debugfs %s directory.\0A\00", align 1 @.str.2 = private unnamed_addr constant [6 x i8] c"stats\00", align 1 @uvc_debugfs_stats_fops = dso_local global i32 0, align 4 @.str.3 = private unnamed_addr constant [38 x i8] c"Unable to create debugfs stats file.\0A\00", align 1 ; Function Attrs: nounwind uwtable define dso_local void @uvc_debugfs_init_stream(ptr noundef %0) local_unnamed_addr #0 { %2 = alloca [33 x i8], align 16 %3 = getelementptr inbounds %struct.uvc_streaming, ptr %0, i64 0, i32 2 %4 = load ptr, ptr %3, align 8, !tbaa !5 %5 = load ptr, ptr %4, align 8, !tbaa !11 call void @llvm.lifetime.start.p0(i64 33, ptr nonnull %2) #3 %6 = load ptr, ptr @uvc_debugfs_root_dir, align 8, !tbaa !13 %7 = icmp eq ptr %6, null br i1 %7, label %31, label %8 8: ; preds = %1 %9 = getelementptr inbounds %struct.usb_device, ptr %5, i64 0, i32 1 %10 = load ptr, ptr %9, align 8, !tbaa !14 %11 = load i32, ptr %10, align 4, !tbaa !16 %12 = load i32, ptr %5, align 8, !tbaa !18 %13 = load i32, ptr %0, align 8, !tbaa !19 %14 = call i32 @snprintf(ptr noundef nonnull %2, i32 noundef 33, ptr noundef nonnull @.str, i32 noundef %11, i32 noundef %12, i32 noundef %13) #3 %15 = load ptr, ptr @uvc_debugfs_root_dir, align 8, !tbaa !13 %16 = call ptr @debugfs_create_dir(ptr noundef nonnull %2, ptr noundef %15) #3 %17 = call i64 @IS_ERR_OR_NULL(ptr noundef %16) #3 %18 = icmp eq i64 %17, 0 br i1 %18, label %22, label %19 19: ; preds = %8 %20 = load i32, ptr @KERN_INFO, align 4, !tbaa !20 %21 = call i32 (i32, ptr, ...) @uvc_printk(i32 noundef %20, ptr noundef nonnull @.str.1, ptr noundef nonnull %2) #3 br label %31 22: ; preds = %8 %23 = getelementptr inbounds %struct.uvc_streaming, ptr %0, i64 0, i32 1 store ptr %16, ptr %23, align 8, !tbaa !21 %24 = call ptr @debugfs_create_file(ptr noundef nonnull @.str.2, i32 noundef 292, ptr noundef %16, ptr noundef nonnull %0, ptr noundef nonnull @uvc_debugfs_stats_fops) #3 %25 = call i64 @IS_ERR_OR_NULL(ptr noundef %24) #3 %26 = icmp eq i64 %25, 0 br i1 %26, label %31, label %27 27: ; preds = %22 %28 = load i32, ptr @KERN_INFO, align 4, !tbaa !20 %29 = call i32 (i32, ptr, ...) @uvc_printk(i32 noundef %28, ptr noundef nonnull @.str.3) #3 %30 = call i32 @uvc_debugfs_cleanup_stream(ptr noundef nonnull %0) #3 br label %31 31: ; preds = %22, %1, %27, %19 call void @llvm.lifetime.end.p0(i64 33, ptr nonnull %2) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @snprintf(ptr noundef, i32 noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare ptr @debugfs_create_dir(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i64 @IS_ERR_OR_NULL(ptr noundef) local_unnamed_addr #2 declare i32 @uvc_printk(i32 noundef, ptr noundef, ...) local_unnamed_addr #2 declare ptr @debugfs_create_file(ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @uvc_debugfs_cleanup_stream(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !10, i64 16} !6 = !{!"uvc_streaming", !7, i64 0, !10, i64 8, !10, i64 16} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!"any pointer", !8, i64 0} !11 = !{!12, !10, i64 0} !12 = !{!"TYPE_4__", !10, i64 0} !13 = !{!10, !10, i64 0} !14 = !{!15, !10, i64 8} !15 = !{!"usb_device", !7, i64 0, !10, i64 8} !16 = !{!17, !7, i64 0} !17 = !{!"TYPE_3__", !7, i64 0} !18 = !{!15, !7, i64 0} !19 = !{!6, !7, i64 0} !20 = !{!7, !7, i64 0} !21 = !{!6, !10, i64 8}
; ModuleID = 'AnghaBench/linux/drivers/media/usb/uvc/extr_uvc_debugfs.c_uvc_debugfs_init_stream.c' source_filename = "AnghaBench/linux/drivers/media/usb/uvc/extr_uvc_debugfs.c_uvc_debugfs_init_stream.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @uvc_debugfs_root_dir = common local_unnamed_addr global ptr null, align 8 @.str = private unnamed_addr constant [9 x i8] c"%u-%u-%u\00", align 1 @KERN_INFO = common local_unnamed_addr global i32 0, align 4 @.str.1 = private unnamed_addr constant [40 x i8] c"Unable to create debugfs %s directory.\0A\00", align 1 @.str.2 = private unnamed_addr constant [6 x i8] c"stats\00", align 1 @uvc_debugfs_stats_fops = common global i32 0, align 4 @.str.3 = private unnamed_addr constant [38 x i8] c"Unable to create debugfs stats file.\0A\00", align 1 ; Function Attrs: nounwind ssp uwtable(sync) define void @uvc_debugfs_init_stream(ptr noundef %0) local_unnamed_addr #0 { %2 = alloca [33 x i8], align 1 %3 = getelementptr inbounds i8, ptr %0, i64 16 %4 = load ptr, ptr %3, align 8, !tbaa !6 %5 = load ptr, ptr %4, align 8, !tbaa !12 call void @llvm.lifetime.start.p0(i64 33, ptr nonnull %2) #3 %6 = load ptr, ptr @uvc_debugfs_root_dir, align 8, !tbaa !14 %7 = icmp eq ptr %6, null br i1 %7, label %31, label %8 8: ; preds = %1 %9 = getelementptr inbounds i8, ptr %5, i64 8 %10 = load ptr, ptr %9, align 8, !tbaa !15 %11 = load i32, ptr %10, align 4, !tbaa !17 %12 = load i32, ptr %5, align 8, !tbaa !19 %13 = load i32, ptr %0, align 8, !tbaa !20 %14 = call i32 @snprintf(ptr noundef nonnull %2, i32 noundef 33, ptr noundef nonnull @.str, i32 noundef %11, i32 noundef %12, i32 noundef %13) #3 %15 = load ptr, ptr @uvc_debugfs_root_dir, align 8, !tbaa !14 %16 = call ptr @debugfs_create_dir(ptr noundef nonnull %2, ptr noundef %15) #3 %17 = call i64 @IS_ERR_OR_NULL(ptr noundef %16) #3 %18 = icmp eq i64 %17, 0 br i1 %18, label %22, label %19 19: ; preds = %8 %20 = load i32, ptr @KERN_INFO, align 4, !tbaa !21 %21 = call i32 (i32, ptr, ...) @uvc_printk(i32 noundef %20, ptr noundef nonnull @.str.1, ptr noundef nonnull %2) #3 br label %31 22: ; preds = %8 %23 = getelementptr inbounds i8, ptr %0, i64 8 store ptr %16, ptr %23, align 8, !tbaa !22 %24 = call ptr @debugfs_create_file(ptr noundef nonnull @.str.2, i32 noundef 292, ptr noundef %16, ptr noundef nonnull %0, ptr noundef nonnull @uvc_debugfs_stats_fops) #3 %25 = call i64 @IS_ERR_OR_NULL(ptr noundef %24) #3 %26 = icmp eq i64 %25, 0 br i1 %26, label %31, label %27 27: ; preds = %22 %28 = load i32, ptr @KERN_INFO, align 4, !tbaa !21 %29 = call i32 (i32, ptr, ...) @uvc_printk(i32 noundef %28, ptr noundef nonnull @.str.3) #3 %30 = call i32 @uvc_debugfs_cleanup_stream(ptr noundef nonnull %0) #3 br label %31 31: ; preds = %22, %1, %27, %19 call void @llvm.lifetime.end.p0(i64 33, ptr nonnull %2) #3 ret void } ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1 declare i32 @snprintf(ptr noundef, i32 noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2 declare ptr @debugfs_create_dir(ptr noundef, ptr noundef) local_unnamed_addr #2 declare i64 @IS_ERR_OR_NULL(ptr noundef) local_unnamed_addr #2 declare i32 @uvc_printk(i32 noundef, ptr noundef, ...) local_unnamed_addr #2 declare ptr @debugfs_create_file(ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2 declare i32 @uvc_debugfs_cleanup_stream(ptr noundef) local_unnamed_addr #2 ; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) } attributes #2 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !11, i64 16} !7 = !{!"uvc_streaming", !8, i64 0, !11, i64 8, !11, i64 16} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!"any pointer", !9, i64 0} !12 = !{!13, !11, i64 0} !13 = !{!"TYPE_4__", !11, i64 0} !14 = !{!11, !11, i64 0} !15 = !{!16, !11, i64 8} !16 = !{!"usb_device", !8, i64 0, !11, i64 8} !17 = !{!18, !8, i64 0} !18 = !{!"TYPE_3__", !8, i64 0} !19 = !{!16, !8, i64 0} !20 = !{!7, !8, i64 0} !21 = !{!8, !8, i64 0} !22 = !{!7, !11, i64 8}
linux_drivers_media_usb_uvc_extr_uvc_debugfs.c_uvc_debugfs_init_stream
; ModuleID = 'AnghaBench/linux/sound/i2c/extr_i2c.c_snd_i2c_bit_data.c' source_filename = "AnghaBench/linux/sound/i2c/extr_i2c.c_snd_i2c_bit_data.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @snd_i2c_bit_data], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @snd_i2c_bit_data(ptr noundef %0, i32 noundef %1) #0 { %3 = load ptr, ptr %0, align 8, !tbaa !5 %4 = load ptr, ptr %3, align 8, !tbaa !11 %5 = tail call i32 %4(ptr noundef nonnull %0, i32 noundef %1) #1 ret i32 %5 } attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !8, i64 0} !6 = !{!"snd_i2c_bus", !7, i64 0} !7 = !{!"TYPE_4__", !8, i64 0} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !8, i64 0} !12 = !{!"TYPE_3__", !8, i64 0}
; ModuleID = 'AnghaBench/linux/sound/i2c/extr_i2c.c_snd_i2c_bit_data.c' source_filename = "AnghaBench/linux/sound/i2c/extr_i2c.c_snd_i2c_bit_data.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @snd_i2c_bit_data], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @snd_i2c_bit_data(ptr noundef %0, i32 noundef %1) #0 { %3 = load ptr, ptr %0, align 8, !tbaa !6 %4 = load ptr, ptr %3, align 8, !tbaa !12 %5 = tail call i32 %4(ptr noundef nonnull %0, i32 noundef %1) #1 ret i32 %5 } attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !9, i64 0} !7 = !{!"snd_i2c_bus", !8, i64 0} !8 = !{!"TYPE_4__", !9, i64 0} !9 = !{!"any pointer", !10, i64 0} !10 = !{!"omnipotent char", !11, i64 0} !11 = !{!"Simple C/C++ TBAA"} !12 = !{!13, !9, i64 0} !13 = !{!"TYPE_3__", !9, i64 0}
linux_sound_i2c_extr_i2c.c_snd_i2c_bit_data
; ModuleID = 'AnghaBench/linux/arch/mips/math-emu/extr_me-debugfs.c_fpuemustats_clear_show.c' source_filename = "AnghaBench/linux/arch/mips/math-emu/extr_me-debugfs.c_fpuemustats_clear_show.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" %struct.TYPE_2__ = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @fpuemustats = dso_local local_unnamed_addr global %struct.TYPE_2__ zeroinitializer, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @fpuemustats_clear_show], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal noundef i32 @fpuemustats_clear_show(ptr nocapture readnone %0, ptr nocapture readnone %1) #0 { %3 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 126), align 4, !tbaa !5 %4 = tail call i32 @__this_cpu_write(i32 noundef %3, i32 noundef 0) #2 %5 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 125), align 4, !tbaa !10 %6 = tail call i32 @__this_cpu_write(i32 noundef %5, i32 noundef 0) #2 %7 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 124), align 4, !tbaa !11 %8 = tail call i32 @__this_cpu_write(i32 noundef %7, i32 noundef 0) #2 %9 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 123), align 4, !tbaa !12 %10 = tail call i32 @__this_cpu_write(i32 noundef %9, i32 noundef 0) #2 %11 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 122), align 4, !tbaa !13 %12 = tail call i32 @__this_cpu_write(i32 noundef %11, i32 noundef 0) #2 %13 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 121), align 4, !tbaa !14 %14 = tail call i32 @__this_cpu_write(i32 noundef %13, i32 noundef 0) #2 %15 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 120), align 4, !tbaa !15 %16 = tail call i32 @__this_cpu_write(i32 noundef %15, i32 noundef 0) #2 %17 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 119), align 4, !tbaa !16 %18 = tail call i32 @__this_cpu_write(i32 noundef %17, i32 noundef 0) #2 %19 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 118), align 4, !tbaa !17 %20 = tail call i32 @__this_cpu_write(i32 noundef %19, i32 noundef 0) #2 %21 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 117), align 4, !tbaa !18 %22 = tail call i32 @__this_cpu_write(i32 noundef %21, i32 noundef 0) #2 %23 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 116), align 4, !tbaa !19 %24 = tail call i32 @__this_cpu_write(i32 noundef %23, i32 noundef 0) #2 %25 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 115), align 4, !tbaa !20 %26 = tail call i32 @__this_cpu_write(i32 noundef %25, i32 noundef 0) #2 %27 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 114), align 4, !tbaa !21 %28 = tail call i32 @__this_cpu_write(i32 noundef %27, i32 noundef 0) #2 %29 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 113), align 4, !tbaa !22 %30 = tail call i32 @__this_cpu_write(i32 noundef %29, i32 noundef 0) #2 %31 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 112), align 4, !tbaa !23 %32 = tail call i32 @__this_cpu_write(i32 noundef %31, i32 noundef 0) #2 %33 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 111), align 4, !tbaa !24 %34 = tail call i32 @__this_cpu_write(i32 noundef %33, i32 noundef 0) #2 %35 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 110), align 4, !tbaa !25 %36 = tail call i32 @__this_cpu_write(i32 noundef %35, i32 noundef 0) #2 %37 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 109), align 4, !tbaa !26 %38 = tail call i32 @__this_cpu_write(i32 noundef %37, i32 noundef 0) #2 %39 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 108), align 4, !tbaa !27 %40 = tail call i32 @__this_cpu_write(i32 noundef %39, i32 noundef 0) #2 %41 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 107), align 4, !tbaa !28 %42 = tail call i32 @__this_cpu_write(i32 noundef %41, i32 noundef 0) #2 %43 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 106), align 4, !tbaa !29 %44 = tail call i32 @__this_cpu_write(i32 noundef %43, i32 noundef 0) #2 %45 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 105), align 4, !tbaa !30 %46 = tail call i32 @__this_cpu_write(i32 noundef %45, i32 noundef 0) #2 %47 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 104), align 4, !tbaa !31 %48 = tail call i32 @__this_cpu_write(i32 noundef %47, i32 noundef 0) #2 %49 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 103), align 4, !tbaa !32 %50 = tail call i32 @__this_cpu_write(i32 noundef %49, i32 noundef 0) #2 %51 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 102), align 4, !tbaa !33 %52 = tail call i32 @__this_cpu_write(i32 noundef %51, i32 noundef 0) #2 %53 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 101), align 4, !tbaa !34 %54 = tail call i32 @__this_cpu_write(i32 noundef %53, i32 noundef 0) #2 %55 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 100), align 4, !tbaa !35 %56 = tail call i32 @__this_cpu_write(i32 noundef %55, i32 noundef 0) #2 %57 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 99), align 4, !tbaa !36 %58 = tail call i32 @__this_cpu_write(i32 noundef %57, i32 noundef 0) #2 %59 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 98), align 4, !tbaa !37 %60 = tail call i32 @__this_cpu_write(i32 noundef %59, i32 noundef 0) #2 %61 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 97), align 4, !tbaa !38 %62 = tail call i32 @__this_cpu_write(i32 noundef %61, i32 noundef 0) #2 %63 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 96), align 4, !tbaa !39 %64 = tail call i32 @__this_cpu_write(i32 noundef %63, i32 noundef 0) #2 %65 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 95), align 4, !tbaa !40 %66 = tail call i32 @__this_cpu_write(i32 noundef %65, i32 noundef 0) #2 %67 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 94), align 4, !tbaa !41 %68 = tail call i32 @__this_cpu_write(i32 noundef %67, i32 noundef 0) #2 %69 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 93), align 4, !tbaa !42 %70 = tail call i32 @__this_cpu_write(i32 noundef %69, i32 noundef 0) #2 %71 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 92), align 4, !tbaa !43 %72 = tail call i32 @__this_cpu_write(i32 noundef %71, i32 noundef 0) #2 %73 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 91), align 4, !tbaa !44 %74 = tail call i32 @__this_cpu_write(i32 noundef %73, i32 noundef 0) #2 %75 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 90), align 4, !tbaa !45 %76 = tail call i32 @__this_cpu_write(i32 noundef %75, i32 noundef 0) #2 %77 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 89), align 4, !tbaa !46 %78 = tail call i32 @__this_cpu_write(i32 noundef %77, i32 noundef 0) #2 %79 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 88), align 4, !tbaa !47 %80 = tail call i32 @__this_cpu_write(i32 noundef %79, i32 noundef 0) #2 %81 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 87), align 4, !tbaa !48 %82 = tail call i32 @__this_cpu_write(i32 noundef %81, i32 noundef 0) #2 %83 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 86), align 4, !tbaa !49 %84 = tail call i32 @__this_cpu_write(i32 noundef %83, i32 noundef 0) #2 %85 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 85), align 4, !tbaa !50 %86 = tail call i32 @__this_cpu_write(i32 noundef %85, i32 noundef 0) #2 %87 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 84), align 4, !tbaa !51 %88 = tail call i32 @__this_cpu_write(i32 noundef %87, i32 noundef 0) #2 %89 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 83), align 4, !tbaa !52 %90 = tail call i32 @__this_cpu_write(i32 noundef %89, i32 noundef 0) #2 %91 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 82), align 4, !tbaa !53 %92 = tail call i32 @__this_cpu_write(i32 noundef %91, i32 noundef 0) #2 %93 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 81), align 4, !tbaa !54 %94 = tail call i32 @__this_cpu_write(i32 noundef %93, i32 noundef 0) #2 %95 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 80), align 4, !tbaa !55 %96 = tail call i32 @__this_cpu_write(i32 noundef %95, i32 noundef 0) #2 %97 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 79), align 4, !tbaa !56 %98 = tail call i32 @__this_cpu_write(i32 noundef %97, i32 noundef 0) #2 %99 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 78), align 4, !tbaa !57 %100 = tail call i32 @__this_cpu_write(i32 noundef %99, i32 noundef 0) #2 %101 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 77), align 4, !tbaa !58 %102 = tail call i32 @__this_cpu_write(i32 noundef %101, i32 noundef 0) #2 %103 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 76), align 4, !tbaa !59 %104 = tail call i32 @__this_cpu_write(i32 noundef %103, i32 noundef 0) #2 %105 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 75), align 4, !tbaa !60 %106 = tail call i32 @__this_cpu_write(i32 noundef %105, i32 noundef 0) #2 %107 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 74), align 4, !tbaa !61 %108 = tail call i32 @__this_cpu_write(i32 noundef %107, i32 noundef 0) #2 %109 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 73), align 4, !tbaa !62 %110 = tail call i32 @__this_cpu_write(i32 noundef %109, i32 noundef 0) #2 %111 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 72), align 4, !tbaa !63 %112 = tail call i32 @__this_cpu_write(i32 noundef %111, i32 noundef 0) #2 %113 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 71), align 4, !tbaa !64 %114 = tail call i32 @__this_cpu_write(i32 noundef %113, i32 noundef 0) #2 %115 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 70), align 4, !tbaa !65 %116 = tail call i32 @__this_cpu_write(i32 noundef %115, i32 noundef 0) #2 %117 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 69), align 4, !tbaa !66 %118 = tail call i32 @__this_cpu_write(i32 noundef %117, i32 noundef 0) #2 %119 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 68), align 4, !tbaa !67 %120 = tail call i32 @__this_cpu_write(i32 noundef %119, i32 noundef 0) #2 %121 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 67), align 4, !tbaa !68 %122 = tail call i32 @__this_cpu_write(i32 noundef %121, i32 noundef 0) #2 %123 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 66), align 4, !tbaa !69 %124 = tail call i32 @__this_cpu_write(i32 noundef %123, i32 noundef 0) #2 %125 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 65), align 4, !tbaa !70 %126 = tail call i32 @__this_cpu_write(i32 noundef %125, i32 noundef 0) #2 %127 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 64), align 4, !tbaa !71 %128 = tail call i32 @__this_cpu_write(i32 noundef %127, i32 noundef 0) #2 %129 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 63), align 4, !tbaa !72 %130 = tail call i32 @__this_cpu_write(i32 noundef %129, i32 noundef 0) #2 %131 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 62), align 4, !tbaa !73 %132 = tail call i32 @__this_cpu_write(i32 noundef %131, i32 noundef 0) #2 %133 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 61), align 4, !tbaa !74 %134 = tail call i32 @__this_cpu_write(i32 noundef %133, i32 noundef 0) #2 %135 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 60), align 4, !tbaa !75 %136 = tail call i32 @__this_cpu_write(i32 noundef %135, i32 noundef 0) #2 %137 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 59), align 4, !tbaa !76 %138 = tail call i32 @__this_cpu_write(i32 noundef %137, i32 noundef 0) #2 %139 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 58), align 4, !tbaa !77 %140 = tail call i32 @__this_cpu_write(i32 noundef %139, i32 noundef 0) #2 %141 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 57), align 4, !tbaa !78 %142 = tail call i32 @__this_cpu_write(i32 noundef %141, i32 noundef 0) #2 %143 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 56), align 4, !tbaa !79 %144 = tail call i32 @__this_cpu_write(i32 noundef %143, i32 noundef 0) #2 %145 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 55), align 4, !tbaa !80 %146 = tail call i32 @__this_cpu_write(i32 noundef %145, i32 noundef 0) #2 %147 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 54), align 4, !tbaa !81 %148 = tail call i32 @__this_cpu_write(i32 noundef %147, i32 noundef 0) #2 %149 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 53), align 4, !tbaa !82 %150 = tail call i32 @__this_cpu_write(i32 noundef %149, i32 noundef 0) #2 %151 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 52), align 4, !tbaa !83 %152 = tail call i32 @__this_cpu_write(i32 noundef %151, i32 noundef 0) #2 %153 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 51), align 4, !tbaa !84 %154 = tail call i32 @__this_cpu_write(i32 noundef %153, i32 noundef 0) #2 %155 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 50), align 4, !tbaa !85 %156 = tail call i32 @__this_cpu_write(i32 noundef %155, i32 noundef 0) #2 %157 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 49), align 4, !tbaa !86 %158 = tail call i32 @__this_cpu_write(i32 noundef %157, i32 noundef 0) #2 %159 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 48), align 4, !tbaa !87 %160 = tail call i32 @__this_cpu_write(i32 noundef %159, i32 noundef 0) #2 %161 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 47), align 4, !tbaa !88 %162 = tail call i32 @__this_cpu_write(i32 noundef %161, i32 noundef 0) #2 %163 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 46), align 4, !tbaa !89 %164 = tail call i32 @__this_cpu_write(i32 noundef %163, i32 noundef 0) #2 %165 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 45), align 4, !tbaa !90 %166 = tail call i32 @__this_cpu_write(i32 noundef %165, i32 noundef 0) #2 %167 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 44), align 4, !tbaa !91 %168 = tail call i32 @__this_cpu_write(i32 noundef %167, i32 noundef 0) #2 %169 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 43), align 4, !tbaa !92 %170 = tail call i32 @__this_cpu_write(i32 noundef %169, i32 noundef 0) #2 %171 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 42), align 4, !tbaa !93 %172 = tail call i32 @__this_cpu_write(i32 noundef %171, i32 noundef 0) #2 %173 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 41), align 4, !tbaa !94 %174 = tail call i32 @__this_cpu_write(i32 noundef %173, i32 noundef 0) #2 %175 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 40), align 4, !tbaa !95 %176 = tail call i32 @__this_cpu_write(i32 noundef %175, i32 noundef 0) #2 %177 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 39), align 4, !tbaa !96 %178 = tail call i32 @__this_cpu_write(i32 noundef %177, i32 noundef 0) #2 %179 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 38), align 4, !tbaa !97 %180 = tail call i32 @__this_cpu_write(i32 noundef %179, i32 noundef 0) #2 %181 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 37), align 4, !tbaa !98 %182 = tail call i32 @__this_cpu_write(i32 noundef %181, i32 noundef 0) #2 %183 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 36), align 4, !tbaa !99 %184 = tail call i32 @__this_cpu_write(i32 noundef %183, i32 noundef 0) #2 %185 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 35), align 4, !tbaa !100 %186 = tail call i32 @__this_cpu_write(i32 noundef %185, i32 noundef 0) #2 %187 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 34), align 4, !tbaa !101 %188 = tail call i32 @__this_cpu_write(i32 noundef %187, i32 noundef 0) #2 %189 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 33), align 4, !tbaa !102 %190 = tail call i32 @__this_cpu_write(i32 noundef %189, i32 noundef 0) #2 %191 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 32), align 4, !tbaa !103 %192 = tail call i32 @__this_cpu_write(i32 noundef %191, i32 noundef 0) #2 %193 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 31), align 4, !tbaa !104 %194 = tail call i32 @__this_cpu_write(i32 noundef %193, i32 noundef 0) #2 %195 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 30), align 4, !tbaa !105 %196 = tail call i32 @__this_cpu_write(i32 noundef %195, i32 noundef 0) #2 %197 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 29), align 4, !tbaa !106 %198 = tail call i32 @__this_cpu_write(i32 noundef %197, i32 noundef 0) #2 %199 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 28), align 4, !tbaa !107 %200 = tail call i32 @__this_cpu_write(i32 noundef %199, i32 noundef 0) #2 %201 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 27), align 4, !tbaa !108 %202 = tail call i32 @__this_cpu_write(i32 noundef %201, i32 noundef 0) #2 %203 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 26), align 4, !tbaa !109 %204 = tail call i32 @__this_cpu_write(i32 noundef %203, i32 noundef 0) #2 %205 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 25), align 4, !tbaa !110 %206 = tail call i32 @__this_cpu_write(i32 noundef %205, i32 noundef 0) #2 %207 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 24), align 4, !tbaa !111 %208 = tail call i32 @__this_cpu_write(i32 noundef %207, i32 noundef 0) #2 %209 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 23), align 4, !tbaa !112 %210 = tail call i32 @__this_cpu_write(i32 noundef %209, i32 noundef 0) #2 %211 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 22), align 4, !tbaa !113 %212 = tail call i32 @__this_cpu_write(i32 noundef %211, i32 noundef 0) #2 %213 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 21), align 4, !tbaa !114 %214 = tail call i32 @__this_cpu_write(i32 noundef %213, i32 noundef 0) #2 %215 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 20), align 4, !tbaa !115 %216 = tail call i32 @__this_cpu_write(i32 noundef %215, i32 noundef 0) #2 %217 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 19), align 4, !tbaa !116 %218 = tail call i32 @__this_cpu_write(i32 noundef %217, i32 noundef 0) #2 %219 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 18), align 4, !tbaa !117 %220 = tail call i32 @__this_cpu_write(i32 noundef %219, i32 noundef 0) #2 %221 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 17), align 4, !tbaa !118 %222 = tail call i32 @__this_cpu_write(i32 noundef %221, i32 noundef 0) #2 %223 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 16), align 4, !tbaa !119 %224 = tail call i32 @__this_cpu_write(i32 noundef %223, i32 noundef 0) #2 %225 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 15), align 4, !tbaa !120 %226 = tail call i32 @__this_cpu_write(i32 noundef %225, i32 noundef 0) #2 %227 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 14), align 4, !tbaa !121 %228 = tail call i32 @__this_cpu_write(i32 noundef %227, i32 noundef 0) #2 %229 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 13), align 4, !tbaa !122 %230 = tail call i32 @__this_cpu_write(i32 noundef %229, i32 noundef 0) #2 %231 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 12), align 4, !tbaa !123 %232 = tail call i32 @__this_cpu_write(i32 noundef %231, i32 noundef 0) #2 %233 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 11), align 4, !tbaa !124 %234 = tail call i32 @__this_cpu_write(i32 noundef %233, i32 noundef 0) #2 %235 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 10), align 4, !tbaa !125 %236 = tail call i32 @__this_cpu_write(i32 noundef %235, i32 noundef 0) #2 %237 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 9), align 4, !tbaa !126 %238 = tail call i32 @__this_cpu_write(i32 noundef %237, i32 noundef 0) #2 %239 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 8), align 4, !tbaa !127 %240 = tail call i32 @__this_cpu_write(i32 noundef %239, i32 noundef 0) #2 %241 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 7), align 4, !tbaa !128 %242 = tail call i32 @__this_cpu_write(i32 noundef %241, i32 noundef 0) #2 %243 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 6), align 4, !tbaa !129 %244 = tail call i32 @__this_cpu_write(i32 noundef %243, i32 noundef 0) #2 %245 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 5), align 4, !tbaa !130 %246 = tail call i32 @__this_cpu_write(i32 noundef %245, i32 noundef 0) #2 %247 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 4), align 4, !tbaa !131 %248 = tail call i32 @__this_cpu_write(i32 noundef %247, i32 noundef 0) #2 %249 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 3), align 4, !tbaa !132 %250 = tail call i32 @__this_cpu_write(i32 noundef %249, i32 noundef 0) #2 %251 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 2), align 4, !tbaa !133 %252 = tail call i32 @__this_cpu_write(i32 noundef %251, i32 noundef 0) #2 %253 = load i32, ptr getelementptr inbounds (%struct.TYPE_2__, ptr @fpuemustats, i64 0, i32 1), align 4, !tbaa !134 %254 = tail call i32 @__this_cpu_write(i32 noundef %253, i32 noundef 0) #2 %255 = load i32, ptr @fpuemustats, align 4, !tbaa !135 %256 = tail call i32 @__this_cpu_write(i32 noundef %255, i32 noundef 0) #2 ret i32 0 } declare i32 @__this_cpu_write(i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 504} !6 = !{!"TYPE_2__", !7, i64 0, !7, i64 4, !7, i64 8, !7, i64 12, !7, i64 16, !7, i64 20, !7, i64 24, !7, i64 28, !7, i64 32, !7, i64 36, !7, i64 40, !7, i64 44, !7, i64 48, !7, i64 52, !7, i64 56, !7, i64 60, !7, i64 64, !7, i64 68, !7, i64 72, !7, i64 76, !7, i64 80, !7, i64 84, !7, i64 88, !7, i64 92, !7, i64 96, !7, i64 100, !7, i64 104, !7, i64 108, !7, i64 112, !7, i64 116, !7, i64 120, !7, i64 124, !7, i64 128, !7, i64 132, !7, i64 136, !7, i64 140, !7, i64 144, !7, i64 148, !7, i64 152, !7, i64 156, !7, i64 160, !7, i64 164, !7, i64 168, !7, i64 172, !7, i64 176, !7, i64 180, !7, i64 184, !7, i64 188, !7, i64 192, !7, i64 196, !7, i64 200, !7, i64 204, !7, i64 208, !7, i64 212, !7, i64 216, !7, i64 220, !7, i64 224, !7, i64 228, !7, i64 232, !7, i64 236, !7, i64 240, !7, i64 244, !7, i64 248, !7, i64 252, !7, i64 256, !7, i64 260, !7, i64 264, !7, i64 268, !7, i64 272, !7, i64 276, !7, i64 280, !7, i64 284, !7, i64 288, !7, i64 292, !7, i64 296, !7, i64 300, !7, i64 304, !7, i64 308, !7, i64 312, !7, i64 316, !7, i64 320, !7, i64 324, !7, i64 328, !7, i64 332, !7, i64 336, !7, i64 340, !7, i64 344, !7, i64 348, !7, i64 352, !7, i64 356, !7, i64 360, !7, i64 364, !7, i64 368, !7, i64 372, !7, i64 376, !7, i64 380, !7, i64 384, !7, i64 388, !7, i64 392, !7, i64 396, !7, i64 400, !7, i64 404, !7, i64 408, !7, i64 412, !7, i64 416, !7, i64 420, !7, i64 424, !7, i64 428, !7, i64 432, !7, i64 436, !7, i64 440, !7, i64 444, !7, i64 448, !7, i64 452, !7, i64 456, !7, i64 460, !7, i64 464, !7, i64 468, !7, i64 472, !7, i64 476, !7, i64 480, !7, i64 484, !7, i64 488, !7, i64 492, !7, i64 496, !7, i64 500, !7, i64 504} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!6, !7, i64 500} !11 = !{!6, !7, i64 496} !12 = !{!6, !7, i64 492} !13 = !{!6, !7, i64 488} !14 = !{!6, !7, i64 484} !15 = !{!6, !7, i64 480} !16 = !{!6, !7, i64 476} !17 = !{!6, !7, i64 472} !18 = !{!6, !7, i64 468} !19 = !{!6, !7, i64 464} !20 = !{!6, !7, i64 460} !21 = !{!6, !7, i64 456} !22 = !{!6, !7, i64 452} !23 = !{!6, !7, i64 448} !24 = !{!6, !7, i64 444} !25 = !{!6, !7, i64 440} !26 = !{!6, !7, i64 436} !27 = !{!6, !7, i64 432} !28 = !{!6, !7, i64 428} !29 = !{!6, !7, i64 424} !30 = !{!6, !7, i64 420} !31 = !{!6, !7, i64 416} !32 = !{!6, !7, i64 412} !33 = !{!6, !7, i64 408} !34 = !{!6, !7, i64 404} !35 = !{!6, !7, i64 400} !36 = !{!6, !7, i64 396} !37 = !{!6, !7, i64 392} !38 = !{!6, !7, i64 388} !39 = !{!6, !7, i64 384} !40 = !{!6, !7, i64 380} !41 = !{!6, !7, i64 376} !42 = !{!6, !7, i64 372} !43 = !{!6, !7, i64 368} !44 = !{!6, !7, i64 364} !45 = !{!6, !7, i64 360} !46 = !{!6, !7, i64 356} !47 = !{!6, !7, i64 352} !48 = !{!6, !7, i64 348} !49 = !{!6, !7, i64 344} !50 = !{!6, !7, i64 340} !51 = !{!6, !7, i64 336} !52 = !{!6, !7, i64 332} !53 = !{!6, !7, i64 328} !54 = !{!6, !7, i64 324} !55 = !{!6, !7, i64 320} !56 = !{!6, !7, i64 316} !57 = !{!6, !7, i64 312} !58 = !{!6, !7, i64 308} !59 = !{!6, !7, i64 304} !60 = !{!6, !7, i64 300} !61 = !{!6, !7, i64 296} !62 = !{!6, !7, i64 292} !63 = !{!6, !7, i64 288} !64 = !{!6, !7, i64 284} !65 = !{!6, !7, i64 280} !66 = !{!6, !7, i64 276} !67 = !{!6, !7, i64 272} !68 = !{!6, !7, i64 268} !69 = !{!6, !7, i64 264} !70 = !{!6, !7, i64 260} !71 = !{!6, !7, i64 256} !72 = !{!6, !7, i64 252} !73 = !{!6, !7, i64 248} !74 = !{!6, !7, i64 244} !75 = !{!6, !7, i64 240} !76 = !{!6, !7, i64 236} !77 = !{!6, !7, i64 232} !78 = !{!6, !7, i64 228} !79 = !{!6, !7, i64 224} !80 = !{!6, !7, i64 220} !81 = !{!6, !7, i64 216} !82 = !{!6, !7, i64 212} !83 = !{!6, !7, i64 208} !84 = !{!6, !7, i64 204} !85 = !{!6, !7, i64 200} !86 = !{!6, !7, i64 196} !87 = !{!6, !7, i64 192} !88 = !{!6, !7, i64 188} !89 = !{!6, !7, i64 184} !90 = !{!6, !7, i64 180} !91 = !{!6, !7, i64 176} !92 = !{!6, !7, i64 172} !93 = !{!6, !7, i64 168} !94 = !{!6, !7, i64 164} !95 = !{!6, !7, i64 160} !96 = !{!6, !7, i64 156} !97 = !{!6, !7, i64 152} !98 = !{!6, !7, i64 148} !99 = !{!6, !7, i64 144} !100 = !{!6, !7, i64 140} !101 = !{!6, !7, i64 136} !102 = !{!6, !7, i64 132} !103 = !{!6, !7, i64 128} !104 = !{!6, !7, i64 124} !105 = !{!6, !7, i64 120} !106 = !{!6, !7, i64 116} !107 = !{!6, !7, i64 112} !108 = !{!6, !7, i64 108} !109 = !{!6, !7, i64 104} !110 = !{!6, !7, i64 100} !111 = !{!6, !7, i64 96} !112 = !{!6, !7, i64 92} !113 = !{!6, !7, i64 88} !114 = !{!6, !7, i64 84} !115 = !{!6, !7, i64 80} !116 = !{!6, !7, i64 76} !117 = !{!6, !7, i64 72} !118 = !{!6, !7, i64 68} !119 = !{!6, !7, i64 64} !120 = !{!6, !7, i64 60} !121 = !{!6, !7, i64 56} !122 = !{!6, !7, i64 52} !123 = !{!6, !7, i64 48} !124 = !{!6, !7, i64 44} !125 = !{!6, !7, i64 40} !126 = !{!6, !7, i64 36} !127 = !{!6, !7, i64 32} !128 = !{!6, !7, i64 28} !129 = !{!6, !7, i64 24} !130 = !{!6, !7, i64 20} !131 = !{!6, !7, i64 16} !132 = !{!6, !7, i64 12} !133 = !{!6, !7, i64 8} !134 = !{!6, !7, i64 4} !135 = !{!6, !7, i64 0}
; ModuleID = 'AnghaBench/linux/arch/mips/math-emu/extr_me-debugfs.c_fpuemustats_clear_show.c' source_filename = "AnghaBench/linux/arch/mips/math-emu/extr_me-debugfs.c_fpuemustats_clear_show.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" %struct.TYPE_2__ = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @fpuemustats = common local_unnamed_addr global %struct.TYPE_2__ zeroinitializer, align 4 @llvm.used = appending global [1 x ptr] [ptr @fpuemustats_clear_show], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal noundef i32 @fpuemustats_clear_show(ptr nocapture readnone %0, ptr nocapture readnone %1) #0 { %3 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 504), align 4, !tbaa !6 %4 = tail call i32 @__this_cpu_write(i32 noundef %3, i32 noundef 0) #2 %5 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 500), align 4, !tbaa !11 %6 = tail call i32 @__this_cpu_write(i32 noundef %5, i32 noundef 0) #2 %7 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 496), align 4, !tbaa !12 %8 = tail call i32 @__this_cpu_write(i32 noundef %7, i32 noundef 0) #2 %9 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 492), align 4, !tbaa !13 %10 = tail call i32 @__this_cpu_write(i32 noundef %9, i32 noundef 0) #2 %11 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 488), align 4, !tbaa !14 %12 = tail call i32 @__this_cpu_write(i32 noundef %11, i32 noundef 0) #2 %13 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 484), align 4, !tbaa !15 %14 = tail call i32 @__this_cpu_write(i32 noundef %13, i32 noundef 0) #2 %15 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 480), align 4, !tbaa !16 %16 = tail call i32 @__this_cpu_write(i32 noundef %15, i32 noundef 0) #2 %17 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 476), align 4, !tbaa !17 %18 = tail call i32 @__this_cpu_write(i32 noundef %17, i32 noundef 0) #2 %19 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 472), align 4, !tbaa !18 %20 = tail call i32 @__this_cpu_write(i32 noundef %19, i32 noundef 0) #2 %21 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 468), align 4, !tbaa !19 %22 = tail call i32 @__this_cpu_write(i32 noundef %21, i32 noundef 0) #2 %23 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 464), align 4, !tbaa !20 %24 = tail call i32 @__this_cpu_write(i32 noundef %23, i32 noundef 0) #2 %25 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 460), align 4, !tbaa !21 %26 = tail call i32 @__this_cpu_write(i32 noundef %25, i32 noundef 0) #2 %27 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 456), align 4, !tbaa !22 %28 = tail call i32 @__this_cpu_write(i32 noundef %27, i32 noundef 0) #2 %29 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 452), align 4, !tbaa !23 %30 = tail call i32 @__this_cpu_write(i32 noundef %29, i32 noundef 0) #2 %31 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 448), align 4, !tbaa !24 %32 = tail call i32 @__this_cpu_write(i32 noundef %31, i32 noundef 0) #2 %33 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 444), align 4, !tbaa !25 %34 = tail call i32 @__this_cpu_write(i32 noundef %33, i32 noundef 0) #2 %35 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 440), align 4, !tbaa !26 %36 = tail call i32 @__this_cpu_write(i32 noundef %35, i32 noundef 0) #2 %37 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 436), align 4, !tbaa !27 %38 = tail call i32 @__this_cpu_write(i32 noundef %37, i32 noundef 0) #2 %39 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 432), align 4, !tbaa !28 %40 = tail call i32 @__this_cpu_write(i32 noundef %39, i32 noundef 0) #2 %41 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 428), align 4, !tbaa !29 %42 = tail call i32 @__this_cpu_write(i32 noundef %41, i32 noundef 0) #2 %43 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 424), align 4, !tbaa !30 %44 = tail call i32 @__this_cpu_write(i32 noundef %43, i32 noundef 0) #2 %45 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 420), align 4, !tbaa !31 %46 = tail call i32 @__this_cpu_write(i32 noundef %45, i32 noundef 0) #2 %47 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 416), align 4, !tbaa !32 %48 = tail call i32 @__this_cpu_write(i32 noundef %47, i32 noundef 0) #2 %49 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 412), align 4, !tbaa !33 %50 = tail call i32 @__this_cpu_write(i32 noundef %49, i32 noundef 0) #2 %51 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 408), align 4, !tbaa !34 %52 = tail call i32 @__this_cpu_write(i32 noundef %51, i32 noundef 0) #2 %53 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 404), align 4, !tbaa !35 %54 = tail call i32 @__this_cpu_write(i32 noundef %53, i32 noundef 0) #2 %55 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 400), align 4, !tbaa !36 %56 = tail call i32 @__this_cpu_write(i32 noundef %55, i32 noundef 0) #2 %57 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 396), align 4, !tbaa !37 %58 = tail call i32 @__this_cpu_write(i32 noundef %57, i32 noundef 0) #2 %59 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 392), align 4, !tbaa !38 %60 = tail call i32 @__this_cpu_write(i32 noundef %59, i32 noundef 0) #2 %61 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 388), align 4, !tbaa !39 %62 = tail call i32 @__this_cpu_write(i32 noundef %61, i32 noundef 0) #2 %63 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 384), align 4, !tbaa !40 %64 = tail call i32 @__this_cpu_write(i32 noundef %63, i32 noundef 0) #2 %65 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 380), align 4, !tbaa !41 %66 = tail call i32 @__this_cpu_write(i32 noundef %65, i32 noundef 0) #2 %67 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 376), align 4, !tbaa !42 %68 = tail call i32 @__this_cpu_write(i32 noundef %67, i32 noundef 0) #2 %69 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 372), align 4, !tbaa !43 %70 = tail call i32 @__this_cpu_write(i32 noundef %69, i32 noundef 0) #2 %71 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 368), align 4, !tbaa !44 %72 = tail call i32 @__this_cpu_write(i32 noundef %71, i32 noundef 0) #2 %73 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 364), align 4, !tbaa !45 %74 = tail call i32 @__this_cpu_write(i32 noundef %73, i32 noundef 0) #2 %75 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 360), align 4, !tbaa !46 %76 = tail call i32 @__this_cpu_write(i32 noundef %75, i32 noundef 0) #2 %77 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 356), align 4, !tbaa !47 %78 = tail call i32 @__this_cpu_write(i32 noundef %77, i32 noundef 0) #2 %79 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 352), align 4, !tbaa !48 %80 = tail call i32 @__this_cpu_write(i32 noundef %79, i32 noundef 0) #2 %81 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 348), align 4, !tbaa !49 %82 = tail call i32 @__this_cpu_write(i32 noundef %81, i32 noundef 0) #2 %83 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 344), align 4, !tbaa !50 %84 = tail call i32 @__this_cpu_write(i32 noundef %83, i32 noundef 0) #2 %85 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 340), align 4, !tbaa !51 %86 = tail call i32 @__this_cpu_write(i32 noundef %85, i32 noundef 0) #2 %87 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 336), align 4, !tbaa !52 %88 = tail call i32 @__this_cpu_write(i32 noundef %87, i32 noundef 0) #2 %89 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 332), align 4, !tbaa !53 %90 = tail call i32 @__this_cpu_write(i32 noundef %89, i32 noundef 0) #2 %91 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 328), align 4, !tbaa !54 %92 = tail call i32 @__this_cpu_write(i32 noundef %91, i32 noundef 0) #2 %93 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 324), align 4, !tbaa !55 %94 = tail call i32 @__this_cpu_write(i32 noundef %93, i32 noundef 0) #2 %95 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 320), align 4, !tbaa !56 %96 = tail call i32 @__this_cpu_write(i32 noundef %95, i32 noundef 0) #2 %97 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 316), align 4, !tbaa !57 %98 = tail call i32 @__this_cpu_write(i32 noundef %97, i32 noundef 0) #2 %99 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 312), align 4, !tbaa !58 %100 = tail call i32 @__this_cpu_write(i32 noundef %99, i32 noundef 0) #2 %101 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 308), align 4, !tbaa !59 %102 = tail call i32 @__this_cpu_write(i32 noundef %101, i32 noundef 0) #2 %103 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 304), align 4, !tbaa !60 %104 = tail call i32 @__this_cpu_write(i32 noundef %103, i32 noundef 0) #2 %105 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 300), align 4, !tbaa !61 %106 = tail call i32 @__this_cpu_write(i32 noundef %105, i32 noundef 0) #2 %107 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 296), align 4, !tbaa !62 %108 = tail call i32 @__this_cpu_write(i32 noundef %107, i32 noundef 0) #2 %109 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 292), align 4, !tbaa !63 %110 = tail call i32 @__this_cpu_write(i32 noundef %109, i32 noundef 0) #2 %111 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 288), align 4, !tbaa !64 %112 = tail call i32 @__this_cpu_write(i32 noundef %111, i32 noundef 0) #2 %113 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 284), align 4, !tbaa !65 %114 = tail call i32 @__this_cpu_write(i32 noundef %113, i32 noundef 0) #2 %115 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 280), align 4, !tbaa !66 %116 = tail call i32 @__this_cpu_write(i32 noundef %115, i32 noundef 0) #2 %117 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 276), align 4, !tbaa !67 %118 = tail call i32 @__this_cpu_write(i32 noundef %117, i32 noundef 0) #2 %119 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 272), align 4, !tbaa !68 %120 = tail call i32 @__this_cpu_write(i32 noundef %119, i32 noundef 0) #2 %121 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 268), align 4, !tbaa !69 %122 = tail call i32 @__this_cpu_write(i32 noundef %121, i32 noundef 0) #2 %123 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 264), align 4, !tbaa !70 %124 = tail call i32 @__this_cpu_write(i32 noundef %123, i32 noundef 0) #2 %125 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 260), align 4, !tbaa !71 %126 = tail call i32 @__this_cpu_write(i32 noundef %125, i32 noundef 0) #2 %127 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 256), align 4, !tbaa !72 %128 = tail call i32 @__this_cpu_write(i32 noundef %127, i32 noundef 0) #2 %129 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 252), align 4, !tbaa !73 %130 = tail call i32 @__this_cpu_write(i32 noundef %129, i32 noundef 0) #2 %131 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 248), align 4, !tbaa !74 %132 = tail call i32 @__this_cpu_write(i32 noundef %131, i32 noundef 0) #2 %133 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 244), align 4, !tbaa !75 %134 = tail call i32 @__this_cpu_write(i32 noundef %133, i32 noundef 0) #2 %135 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 240), align 4, !tbaa !76 %136 = tail call i32 @__this_cpu_write(i32 noundef %135, i32 noundef 0) #2 %137 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 236), align 4, !tbaa !77 %138 = tail call i32 @__this_cpu_write(i32 noundef %137, i32 noundef 0) #2 %139 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 232), align 4, !tbaa !78 %140 = tail call i32 @__this_cpu_write(i32 noundef %139, i32 noundef 0) #2 %141 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 228), align 4, !tbaa !79 %142 = tail call i32 @__this_cpu_write(i32 noundef %141, i32 noundef 0) #2 %143 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 224), align 4, !tbaa !80 %144 = tail call i32 @__this_cpu_write(i32 noundef %143, i32 noundef 0) #2 %145 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 220), align 4, !tbaa !81 %146 = tail call i32 @__this_cpu_write(i32 noundef %145, i32 noundef 0) #2 %147 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 216), align 4, !tbaa !82 %148 = tail call i32 @__this_cpu_write(i32 noundef %147, i32 noundef 0) #2 %149 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 212), align 4, !tbaa !83 %150 = tail call i32 @__this_cpu_write(i32 noundef %149, i32 noundef 0) #2 %151 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 208), align 4, !tbaa !84 %152 = tail call i32 @__this_cpu_write(i32 noundef %151, i32 noundef 0) #2 %153 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 204), align 4, !tbaa !85 %154 = tail call i32 @__this_cpu_write(i32 noundef %153, i32 noundef 0) #2 %155 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 200), align 4, !tbaa !86 %156 = tail call i32 @__this_cpu_write(i32 noundef %155, i32 noundef 0) #2 %157 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 196), align 4, !tbaa !87 %158 = tail call i32 @__this_cpu_write(i32 noundef %157, i32 noundef 0) #2 %159 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 192), align 4, !tbaa !88 %160 = tail call i32 @__this_cpu_write(i32 noundef %159, i32 noundef 0) #2 %161 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 188), align 4, !tbaa !89 %162 = tail call i32 @__this_cpu_write(i32 noundef %161, i32 noundef 0) #2 %163 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 184), align 4, !tbaa !90 %164 = tail call i32 @__this_cpu_write(i32 noundef %163, i32 noundef 0) #2 %165 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 180), align 4, !tbaa !91 %166 = tail call i32 @__this_cpu_write(i32 noundef %165, i32 noundef 0) #2 %167 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 176), align 4, !tbaa !92 %168 = tail call i32 @__this_cpu_write(i32 noundef %167, i32 noundef 0) #2 %169 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 172), align 4, !tbaa !93 %170 = tail call i32 @__this_cpu_write(i32 noundef %169, i32 noundef 0) #2 %171 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 168), align 4, !tbaa !94 %172 = tail call i32 @__this_cpu_write(i32 noundef %171, i32 noundef 0) #2 %173 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 164), align 4, !tbaa !95 %174 = tail call i32 @__this_cpu_write(i32 noundef %173, i32 noundef 0) #2 %175 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 160), align 4, !tbaa !96 %176 = tail call i32 @__this_cpu_write(i32 noundef %175, i32 noundef 0) #2 %177 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 156), align 4, !tbaa !97 %178 = tail call i32 @__this_cpu_write(i32 noundef %177, i32 noundef 0) #2 %179 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 152), align 4, !tbaa !98 %180 = tail call i32 @__this_cpu_write(i32 noundef %179, i32 noundef 0) #2 %181 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 148), align 4, !tbaa !99 %182 = tail call i32 @__this_cpu_write(i32 noundef %181, i32 noundef 0) #2 %183 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 144), align 4, !tbaa !100 %184 = tail call i32 @__this_cpu_write(i32 noundef %183, i32 noundef 0) #2 %185 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 140), align 4, !tbaa !101 %186 = tail call i32 @__this_cpu_write(i32 noundef %185, i32 noundef 0) #2 %187 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 136), align 4, !tbaa !102 %188 = tail call i32 @__this_cpu_write(i32 noundef %187, i32 noundef 0) #2 %189 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 132), align 4, !tbaa !103 %190 = tail call i32 @__this_cpu_write(i32 noundef %189, i32 noundef 0) #2 %191 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 128), align 4, !tbaa !104 %192 = tail call i32 @__this_cpu_write(i32 noundef %191, i32 noundef 0) #2 %193 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 124), align 4, !tbaa !105 %194 = tail call i32 @__this_cpu_write(i32 noundef %193, i32 noundef 0) #2 %195 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 120), align 4, !tbaa !106 %196 = tail call i32 @__this_cpu_write(i32 noundef %195, i32 noundef 0) #2 %197 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 116), align 4, !tbaa !107 %198 = tail call i32 @__this_cpu_write(i32 noundef %197, i32 noundef 0) #2 %199 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 112), align 4, !tbaa !108 %200 = tail call i32 @__this_cpu_write(i32 noundef %199, i32 noundef 0) #2 %201 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 108), align 4, !tbaa !109 %202 = tail call i32 @__this_cpu_write(i32 noundef %201, i32 noundef 0) #2 %203 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 104), align 4, !tbaa !110 %204 = tail call i32 @__this_cpu_write(i32 noundef %203, i32 noundef 0) #2 %205 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 100), align 4, !tbaa !111 %206 = tail call i32 @__this_cpu_write(i32 noundef %205, i32 noundef 0) #2 %207 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 96), align 4, !tbaa !112 %208 = tail call i32 @__this_cpu_write(i32 noundef %207, i32 noundef 0) #2 %209 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 92), align 4, !tbaa !113 %210 = tail call i32 @__this_cpu_write(i32 noundef %209, i32 noundef 0) #2 %211 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 88), align 4, !tbaa !114 %212 = tail call i32 @__this_cpu_write(i32 noundef %211, i32 noundef 0) #2 %213 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 84), align 4, !tbaa !115 %214 = tail call i32 @__this_cpu_write(i32 noundef %213, i32 noundef 0) #2 %215 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 80), align 4, !tbaa !116 %216 = tail call i32 @__this_cpu_write(i32 noundef %215, i32 noundef 0) #2 %217 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 76), align 4, !tbaa !117 %218 = tail call i32 @__this_cpu_write(i32 noundef %217, i32 noundef 0) #2 %219 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 72), align 4, !tbaa !118 %220 = tail call i32 @__this_cpu_write(i32 noundef %219, i32 noundef 0) #2 %221 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 68), align 4, !tbaa !119 %222 = tail call i32 @__this_cpu_write(i32 noundef %221, i32 noundef 0) #2 %223 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 64), align 4, !tbaa !120 %224 = tail call i32 @__this_cpu_write(i32 noundef %223, i32 noundef 0) #2 %225 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 60), align 4, !tbaa !121 %226 = tail call i32 @__this_cpu_write(i32 noundef %225, i32 noundef 0) #2 %227 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 56), align 4, !tbaa !122 %228 = tail call i32 @__this_cpu_write(i32 noundef %227, i32 noundef 0) #2 %229 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 52), align 4, !tbaa !123 %230 = tail call i32 @__this_cpu_write(i32 noundef %229, i32 noundef 0) #2 %231 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 48), align 4, !tbaa !124 %232 = tail call i32 @__this_cpu_write(i32 noundef %231, i32 noundef 0) #2 %233 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 44), align 4, !tbaa !125 %234 = tail call i32 @__this_cpu_write(i32 noundef %233, i32 noundef 0) #2 %235 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 40), align 4, !tbaa !126 %236 = tail call i32 @__this_cpu_write(i32 noundef %235, i32 noundef 0) #2 %237 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 36), align 4, !tbaa !127 %238 = tail call i32 @__this_cpu_write(i32 noundef %237, i32 noundef 0) #2 %239 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 32), align 4, !tbaa !128 %240 = tail call i32 @__this_cpu_write(i32 noundef %239, i32 noundef 0) #2 %241 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 28), align 4, !tbaa !129 %242 = tail call i32 @__this_cpu_write(i32 noundef %241, i32 noundef 0) #2 %243 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 24), align 4, !tbaa !130 %244 = tail call i32 @__this_cpu_write(i32 noundef %243, i32 noundef 0) #2 %245 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 20), align 4, !tbaa !131 %246 = tail call i32 @__this_cpu_write(i32 noundef %245, i32 noundef 0) #2 %247 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 16), align 4, !tbaa !132 %248 = tail call i32 @__this_cpu_write(i32 noundef %247, i32 noundef 0) #2 %249 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 12), align 4, !tbaa !133 %250 = tail call i32 @__this_cpu_write(i32 noundef %249, i32 noundef 0) #2 %251 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 8), align 4, !tbaa !134 %252 = tail call i32 @__this_cpu_write(i32 noundef %251, i32 noundef 0) #2 %253 = load i32, ptr getelementptr inbounds (i8, ptr @fpuemustats, i64 4), align 4, !tbaa !135 %254 = tail call i32 @__this_cpu_write(i32 noundef %253, i32 noundef 0) #2 %255 = load i32, ptr @fpuemustats, align 4, !tbaa !136 %256 = tail call i32 @__this_cpu_write(i32 noundef %255, i32 noundef 0) #2 ret i32 0 } declare i32 @__this_cpu_write(i32 noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 504} !7 = !{!"TYPE_2__", !8, i64 0, !8, i64 4, !8, i64 8, !8, i64 12, !8, i64 16, !8, i64 20, !8, i64 24, !8, i64 28, !8, i64 32, !8, i64 36, !8, i64 40, !8, i64 44, !8, i64 48, !8, i64 52, !8, i64 56, !8, i64 60, !8, i64 64, !8, i64 68, !8, i64 72, !8, i64 76, !8, i64 80, !8, i64 84, !8, i64 88, !8, i64 92, !8, i64 96, !8, i64 100, !8, i64 104, !8, i64 108, !8, i64 112, !8, i64 116, !8, i64 120, !8, i64 124, !8, i64 128, !8, i64 132, !8, i64 136, !8, i64 140, !8, i64 144, !8, i64 148, !8, i64 152, !8, i64 156, !8, i64 160, !8, i64 164, !8, i64 168, !8, i64 172, !8, i64 176, !8, i64 180, !8, i64 184, !8, i64 188, !8, i64 192, !8, i64 196, !8, i64 200, !8, i64 204, !8, i64 208, !8, i64 212, !8, i64 216, !8, i64 220, !8, i64 224, !8, i64 228, !8, i64 232, !8, i64 236, !8, i64 240, !8, i64 244, !8, i64 248, !8, i64 252, !8, i64 256, !8, i64 260, !8, i64 264, !8, i64 268, !8, i64 272, !8, i64 276, !8, i64 280, !8, i64 284, !8, i64 288, !8, i64 292, !8, i64 296, !8, i64 300, !8, i64 304, !8, i64 308, !8, i64 312, !8, i64 316, !8, i64 320, !8, i64 324, !8, i64 328, !8, i64 332, !8, i64 336, !8, i64 340, !8, i64 344, !8, i64 348, !8, i64 352, !8, i64 356, !8, i64 360, !8, i64 364, !8, i64 368, !8, i64 372, !8, i64 376, !8, i64 380, !8, i64 384, !8, i64 388, !8, i64 392, !8, i64 396, !8, i64 400, !8, i64 404, !8, i64 408, !8, i64 412, !8, i64 416, !8, i64 420, !8, i64 424, !8, i64 428, !8, i64 432, !8, i64 436, !8, i64 440, !8, i64 444, !8, i64 448, !8, i64 452, !8, i64 456, !8, i64 460, !8, i64 464, !8, i64 468, !8, i64 472, !8, i64 476, !8, i64 480, !8, i64 484, !8, i64 488, !8, i64 492, !8, i64 496, !8, i64 500, !8, i64 504} !8 = !{!"int", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!7, !8, i64 500} !12 = !{!7, !8, i64 496} !13 = !{!7, !8, i64 492} !14 = !{!7, !8, i64 488} !15 = !{!7, !8, i64 484} !16 = !{!7, !8, i64 480} !17 = !{!7, !8, i64 476} !18 = !{!7, !8, i64 472} !19 = !{!7, !8, i64 468} !20 = !{!7, !8, i64 464} !21 = !{!7, !8, i64 460} !22 = !{!7, !8, i64 456} !23 = !{!7, !8, i64 452} !24 = !{!7, !8, i64 448} !25 = !{!7, !8, i64 444} !26 = !{!7, !8, i64 440} !27 = !{!7, !8, i64 436} !28 = !{!7, !8, i64 432} !29 = !{!7, !8, i64 428} !30 = !{!7, !8, i64 424} !31 = !{!7, !8, i64 420} !32 = !{!7, !8, i64 416} !33 = !{!7, !8, i64 412} !34 = !{!7, !8, i64 408} !35 = !{!7, !8, i64 404} !36 = !{!7, !8, i64 400} !37 = !{!7, !8, i64 396} !38 = !{!7, !8, i64 392} !39 = !{!7, !8, i64 388} !40 = !{!7, !8, i64 384} !41 = !{!7, !8, i64 380} !42 = !{!7, !8, i64 376} !43 = !{!7, !8, i64 372} !44 = !{!7, !8, i64 368} !45 = !{!7, !8, i64 364} !46 = !{!7, !8, i64 360} !47 = !{!7, !8, i64 356} !48 = !{!7, !8, i64 352} !49 = !{!7, !8, i64 348} !50 = !{!7, !8, i64 344} !51 = !{!7, !8, i64 340} !52 = !{!7, !8, i64 336} !53 = !{!7, !8, i64 332} !54 = !{!7, !8, i64 328} !55 = !{!7, !8, i64 324} !56 = !{!7, !8, i64 320} !57 = !{!7, !8, i64 316} !58 = !{!7, !8, i64 312} !59 = !{!7, !8, i64 308} !60 = !{!7, !8, i64 304} !61 = !{!7, !8, i64 300} !62 = !{!7, !8, i64 296} !63 = !{!7, !8, i64 292} !64 = !{!7, !8, i64 288} !65 = !{!7, !8, i64 284} !66 = !{!7, !8, i64 280} !67 = !{!7, !8, i64 276} !68 = !{!7, !8, i64 272} !69 = !{!7, !8, i64 268} !70 = !{!7, !8, i64 264} !71 = !{!7, !8, i64 260} !72 = !{!7, !8, i64 256} !73 = !{!7, !8, i64 252} !74 = !{!7, !8, i64 248} !75 = !{!7, !8, i64 244} !76 = !{!7, !8, i64 240} !77 = !{!7, !8, i64 236} !78 = !{!7, !8, i64 232} !79 = !{!7, !8, i64 228} !80 = !{!7, !8, i64 224} !81 = !{!7, !8, i64 220} !82 = !{!7, !8, i64 216} !83 = !{!7, !8, i64 212} !84 = !{!7, !8, i64 208} !85 = !{!7, !8, i64 204} !86 = !{!7, !8, i64 200} !87 = !{!7, !8, i64 196} !88 = !{!7, !8, i64 192} !89 = !{!7, !8, i64 188} !90 = !{!7, !8, i64 184} !91 = !{!7, !8, i64 180} !92 = !{!7, !8, i64 176} !93 = !{!7, !8, i64 172} !94 = !{!7, !8, i64 168} !95 = !{!7, !8, i64 164} !96 = !{!7, !8, i64 160} !97 = !{!7, !8, i64 156} !98 = !{!7, !8, i64 152} !99 = !{!7, !8, i64 148} !100 = !{!7, !8, i64 144} !101 = !{!7, !8, i64 140} !102 = !{!7, !8, i64 136} !103 = !{!7, !8, i64 132} !104 = !{!7, !8, i64 128} !105 = !{!7, !8, i64 124} !106 = !{!7, !8, i64 120} !107 = !{!7, !8, i64 116} !108 = !{!7, !8, i64 112} !109 = !{!7, !8, i64 108} !110 = !{!7, !8, i64 104} !111 = !{!7, !8, i64 100} !112 = !{!7, !8, i64 96} !113 = !{!7, !8, i64 92} !114 = !{!7, !8, i64 88} !115 = !{!7, !8, i64 84} !116 = !{!7, !8, i64 80} !117 = !{!7, !8, i64 76} !118 = !{!7, !8, i64 72} !119 = !{!7, !8, i64 68} !120 = !{!7, !8, i64 64} !121 = !{!7, !8, i64 60} !122 = !{!7, !8, i64 56} !123 = !{!7, !8, i64 52} !124 = !{!7, !8, i64 48} !125 = !{!7, !8, i64 44} !126 = !{!7, !8, i64 40} !127 = !{!7, !8, i64 36} !128 = !{!7, !8, i64 32} !129 = !{!7, !8, i64 28} !130 = !{!7, !8, i64 24} !131 = !{!7, !8, i64 20} !132 = !{!7, !8, i64 16} !133 = !{!7, !8, i64 12} !134 = !{!7, !8, i64 8} !135 = !{!7, !8, i64 4} !136 = !{!7, !8, i64 0}
linux_arch_mips_math-emu_extr_me-debugfs.c_fpuemustats_clear_show
; ModuleID = 'AnghaBench/linux/drivers/media/usb/cx231xx/extr_cx231xx-417.c_vidioc_querybuf.c' source_filename = "AnghaBench/linux/drivers/media/usb/cx231xx/extr_cx231xx-417.c_vidioc_querybuf.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @vidioc_querybuf], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @vidioc_querybuf(ptr nocapture noundef readonly %0, ptr nocapture readnone %1, ptr noundef %2) #0 { %4 = load ptr, ptr %0, align 8, !tbaa !5 %5 = tail call i32 @videobuf_querybuf(ptr noundef %4, ptr noundef %2) #2 ret i32 %5 } declare i32 @videobuf_querybuf(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"file", !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/linux/drivers/media/usb/cx231xx/extr_cx231xx-417.c_vidioc_querybuf.c' source_filename = "AnghaBench/linux/drivers/media/usb/cx231xx/extr_cx231xx-417.c_vidioc_querybuf.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @vidioc_querybuf], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @vidioc_querybuf(ptr nocapture noundef readonly %0, ptr nocapture readnone %1, ptr noundef %2) #0 { %4 = load ptr, ptr %0, align 8, !tbaa !6 %5 = tail call i32 @videobuf_querybuf(ptr noundef %4, ptr noundef %2) #2 ret i32 %5 } declare i32 @videobuf_querybuf(ptr noundef, ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"file", !8, i64 0} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"}
linux_drivers_media_usb_cx231xx_extr_cx231xx-417.c_vidioc_querybuf
; ModuleID = 'AnghaBench/radare2/libr/bin/mangling/extr_demangler.c_create_demangler.c' source_filename = "AnghaBench/radare2/libr/bin/mangling/extr_demangler.c_create_demangler.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @eDemanglerErrOK = dso_local local_unnamed_addr global i32 0, align 4 @eDemanglerErrMemoryAllocation = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local i32 @create_demangler(ptr nocapture noundef writeonly %0) local_unnamed_addr #0 { %2 = load i32, ptr @eDemanglerErrOK, align 4, !tbaa !5 %3 = tail call i64 @malloc(i32 noundef 16) #3 %4 = inttoptr i64 %3 to ptr store ptr %4, ptr %0, align 8, !tbaa !9 %5 = icmp eq i64 %3, 0 br i1 %5, label %6, label %8 6: ; preds = %1 %7 = load i32, ptr @eDemanglerErrMemoryAllocation, align 4, !tbaa !5 br label %9 8: ; preds = %1 tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %4, i8 0, i64 16, i1 false) br label %9 9: ; preds = %8, %6 %10 = phi i32 [ %2, %8 ], [ %7, %6 ] ret i32 %10 } declare i64 @malloc(i32 noundef) local_unnamed_addr #1 ; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write) declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #2 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nocallback nofree nounwind willreturn memory(argmem: write) } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = !{!10, !10, i64 0} !10 = !{!"any pointer", !7, i64 0}
; ModuleID = 'AnghaBench/radare2/libr/bin/mangling/extr_demangler.c_create_demangler.c' source_filename = "AnghaBench/radare2/libr/bin/mangling/extr_demangler.c_create_demangler.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @eDemanglerErrOK = common local_unnamed_addr global i32 0, align 4 @eDemanglerErrMemoryAllocation = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define i32 @create_demangler(ptr nocapture noundef writeonly %0) local_unnamed_addr #0 { %2 = load i32, ptr @eDemanglerErrOK, align 4, !tbaa !6 %3 = tail call i64 @malloc(i32 noundef 16) #3 %4 = inttoptr i64 %3 to ptr store ptr %4, ptr %0, align 8, !tbaa !10 %5 = icmp eq i64 %3, 0 br i1 %5, label %6, label %8 6: ; preds = %1 %7 = load i32, ptr @eDemanglerErrMemoryAllocation, align 4, !tbaa !6 br label %9 8: ; preds = %1 tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %4, i8 0, i64 16, i1 false) br label %9 9: ; preds = %8, %6 %10 = phi i32 [ %2, %8 ], [ %7, %6 ] ret i32 %10 } declare i64 @malloc(i32 noundef) local_unnamed_addr #1 ; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write) declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #2 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nocallback nofree nounwind willreturn memory(argmem: write) } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !11, i64 0} !11 = !{!"any pointer", !8, i64 0}
radare2_libr_bin_mangling_extr_demangler.c_create_demangler
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/usb/core/extr_hcd.c_usb_calc_bus_time.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/usb/core/extr_hcd.c_usb_calc_bus_time.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @BW_HUB_LS_SETUP = dso_local local_unnamed_addr global i32 0, align 4 @BW_HOST_DELAY = dso_local local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [25 x i8] c"%s: bogus device speed!\0A\00", align 1 @usbcore_name = dso_local local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind uwtable define dso_local i64 @usb_calc_bus_time(i32 noundef %0, i32 noundef %1, i32 noundef %2, i32 noundef %3) local_unnamed_addr #0 { switch i32 %0, label %51 [ i32 128, label %5 i32 130, label %27 i32 129, label %45 ] 5: ; preds = %4 %6 = icmp eq i32 %1, 0 %7 = tail call i64 @BitTime(i32 noundef %3) #2 %8 = load i32, ptr @BW_HUB_LS_SETUP, align 4, !tbaa !5 %9 = shl nsw i32 %8, 1 %10 = sext i32 %9 to i64 %11 = load i32, ptr @BW_HOST_DELAY, align 4, !tbaa !5 %12 = sext i32 %11 to i64 br i1 %6, label %20, label %13 13: ; preds = %5 %14 = mul i64 %7, 676670 %15 = add i64 %14, 2097677 %16 = sdiv i64 %15, 1000 %17 = add nsw i64 %10, 64060 %18 = add nsw i64 %17, %12 %19 = add nsw i64 %18, %16 br label %54 20: ; preds = %5 %21 = mul i64 %7, 667000 %22 = add i64 %21, 2067700 %23 = sdiv i64 %22, 1000 %24 = add nsw i64 %10, 64107 %25 = add nsw i64 %24, %12 %26 = add nsw i64 %25, %23 br label %54 27: ; preds = %4 %28 = icmp eq i32 %2, 0 %29 = tail call i64 @BitTime(i32 noundef %3) #2 %30 = mul i64 %29, 83540 %31 = add i64 %30, 258974 %32 = sdiv i64 %31, 1000 br i1 %28, label %40, label %33 33: ; preds = %27 %34 = icmp eq i32 %1, 0 %35 = select i1 %34, i64 6265, i64 7268 %36 = load i32, ptr @BW_HOST_DELAY, align 4, !tbaa !5 %37 = sext i32 %36 to i64 %38 = add nsw i64 %35, %37 %39 = add nsw i64 %38, %32 br label %54 40: ; preds = %27 %41 = load i32, ptr @BW_HOST_DELAY, align 4, !tbaa !5 %42 = sext i32 %41 to i64 %43 = add nsw i64 %42, 9107 %44 = add nsw i64 %43, %32 br label %54 45: ; preds = %4 %46 = icmp eq i32 %2, 0 br i1 %46, label %49, label %47 47: ; preds = %45 %48 = tail call i64 @HS_NSECS_ISO(i32 noundef %3) #2 br label %54 49: ; preds = %45 %50 = tail call i64 @HS_NSECS(i32 noundef %3) #2 br label %54 51: ; preds = %4 %52 = load i32, ptr @usbcore_name, align 4, !tbaa !5 %53 = tail call i32 @pr_debug(ptr noundef nonnull @.str, i32 noundef %52) #2 br label %54 54: ; preds = %47, %49, %51, %40, %33, %20, %13 %55 = phi i64 [ -1, %51 ], [ %39, %33 ], [ %44, %40 ], [ %19, %13 ], [ %26, %20 ], [ %48, %47 ], [ %50, %49 ] ret i64 %55 } declare i64 @BitTime(i32 noundef) local_unnamed_addr #1 declare i64 @HS_NSECS_ISO(i32 noundef) local_unnamed_addr #1 declare i64 @HS_NSECS(i32 noundef) local_unnamed_addr #1 declare i32 @pr_debug(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"int", !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/fastsocket/kernel/drivers/usb/core/extr_hcd.c_usb_calc_bus_time.c' source_filename = "AnghaBench/fastsocket/kernel/drivers/usb/core/extr_hcd.c_usb_calc_bus_time.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @BW_HUB_LS_SETUP = common local_unnamed_addr global i32 0, align 4 @BW_HOST_DELAY = common local_unnamed_addr global i32 0, align 4 @.str = private unnamed_addr constant [25 x i8] c"%s: bogus device speed!\0A\00", align 1 @usbcore_name = common local_unnamed_addr global i32 0, align 4 ; Function Attrs: nounwind ssp uwtable(sync) define i64 @usb_calc_bus_time(i32 noundef %0, i32 noundef %1, i32 noundef %2, i32 noundef %3) local_unnamed_addr #0 { switch i32 %0, label %51 [ i32 128, label %5 i32 130, label %27 i32 129, label %45 ] 5: ; preds = %4 %6 = icmp eq i32 %1, 0 %7 = tail call i64 @BitTime(i32 noundef %3) #2 %8 = load i32, ptr @BW_HUB_LS_SETUP, align 4, !tbaa !6 %9 = shl nsw i32 %8, 1 %10 = sext i32 %9 to i64 %11 = load i32, ptr @BW_HOST_DELAY, align 4, !tbaa !6 %12 = sext i32 %11 to i64 br i1 %6, label %20, label %13 13: ; preds = %5 %14 = mul i64 %7, 676670 %15 = add i64 %14, 2097677 %16 = sdiv i64 %15, 1000 %17 = add nsw i64 %10, 64060 %18 = add nsw i64 %17, %12 %19 = add nsw i64 %18, %16 br label %54 20: ; preds = %5 %21 = mul i64 %7, 667000 %22 = add i64 %21, 2067700 %23 = sdiv i64 %22, 1000 %24 = add nsw i64 %10, 64107 %25 = add nsw i64 %24, %12 %26 = add nsw i64 %25, %23 br label %54 27: ; preds = %4 %28 = icmp eq i32 %2, 0 %29 = tail call i64 @BitTime(i32 noundef %3) #2 %30 = mul i64 %29, 83540 %31 = add i64 %30, 258974 %32 = sdiv i64 %31, 1000 br i1 %28, label %40, label %33 33: ; preds = %27 %34 = icmp eq i32 %1, 0 %35 = select i1 %34, i64 6265, i64 7268 %36 = load i32, ptr @BW_HOST_DELAY, align 4, !tbaa !6 %37 = sext i32 %36 to i64 %38 = add nsw i64 %35, %37 %39 = add nsw i64 %38, %32 br label %54 40: ; preds = %27 %41 = load i32, ptr @BW_HOST_DELAY, align 4, !tbaa !6 %42 = sext i32 %41 to i64 %43 = add nsw i64 %42, 9107 %44 = add nsw i64 %43, %32 br label %54 45: ; preds = %4 %46 = icmp eq i32 %2, 0 br i1 %46, label %49, label %47 47: ; preds = %45 %48 = tail call i64 @HS_NSECS_ISO(i32 noundef %3) #2 br label %54 49: ; preds = %45 %50 = tail call i64 @HS_NSECS(i32 noundef %3) #2 br label %54 51: ; preds = %4 %52 = load i32, ptr @usbcore_name, align 4, !tbaa !6 %53 = tail call i32 @pr_debug(ptr noundef nonnull @.str, i32 noundef %52) #2 br label %54 54: ; preds = %47, %49, %51, %40, %33, %20, %13 %55 = phi i64 [ -1, %51 ], [ %39, %33 ], [ %44, %40 ], [ %19, %13 ], [ %26, %20 ], [ %48, %47 ], [ %50, %49 ] ret i64 %55 } declare i64 @BitTime(i32 noundef) local_unnamed_addr #1 declare i64 @HS_NSECS_ISO(i32 noundef) local_unnamed_addr #1 declare i64 @HS_NSECS(i32 noundef) local_unnamed_addr #1 declare i32 @pr_debug(ptr noundef, i32 noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"int", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
fastsocket_kernel_drivers_usb_core_extr_hcd.c_usb_calc_bus_time
; ModuleID = 'AnghaBench/fastsocket/kernel/sound/soc/s3c24xx/extr_neo1973_gta02_wm8753.c_neo1973_gta02_voice_hw_params.c' source_filename = "AnghaBench/fastsocket/kernel/sound/soc/s3c24xx/extr_neo1973_gta02_wm8753.c_neo1973_gta02_voice_hw_params.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @EINVAL = dso_local local_unnamed_addr global i32 0, align 4 @WM8753_PCM_DIV_6 = dso_local local_unnamed_addr global i32 0, align 4 @SND_SOC_DAIFMT_DSP_B = dso_local local_unnamed_addr global i32 0, align 4 @SND_SOC_DAIFMT_NB_NF = dso_local local_unnamed_addr global i32 0, align 4 @SND_SOC_DAIFMT_CBS_CFS = dso_local local_unnamed_addr global i32 0, align 4 @WM8753_PCMCLK = dso_local local_unnamed_addr global i32 0, align 4 @SND_SOC_CLOCK_IN = dso_local local_unnamed_addr global i32 0, align 4 @WM8753_PCMDIV = dso_local local_unnamed_addr global i32 0, align 4 @WM8753_PLL2 = dso_local local_unnamed_addr global i32 0, align 4 @llvm.compiler.used = appending global [1 x ptr] [ptr @neo1973_gta02_voice_hw_params], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal i32 @neo1973_gta02_voice_hw_params(ptr nocapture noundef readonly %0, ptr noundef %1) #0 { %3 = load ptr, ptr %0, align 8, !tbaa !5 %4 = load ptr, ptr %3, align 8, !tbaa !10 %5 = load ptr, ptr %4, align 8, !tbaa !12 %6 = tail call i64 (...) @s3c24xx_i2s_get_clockrate() #3 %7 = tail call i32 @params_rate(ptr noundef %1) #3 %8 = icmp eq i32 %7, 8000 br i1 %8, label %12, label %9 9: ; preds = %2 %10 = load i32, ptr @EINVAL, align 4, !tbaa !14 %11 = sub nsw i32 0, %10 br label %41 12: ; preds = %2 %13 = tail call i32 @params_channels(ptr noundef %1) #3 %14 = icmp eq i32 %13, 1 br i1 %14, label %18, label %15 15: ; preds = %12 %16 = load i32, ptr @EINVAL, align 4, !tbaa !14 %17 = sub nsw i32 0, %16 br label %41 18: ; preds = %12 %19 = load i32, ptr @WM8753_PCM_DIV_6, align 4, !tbaa !14 %20 = load i32, ptr @SND_SOC_DAIFMT_DSP_B, align 4, !tbaa !14 %21 = load i32, ptr @SND_SOC_DAIFMT_NB_NF, align 4, !tbaa !14 %22 = or i32 %21, %20 %23 = load i32, ptr @SND_SOC_DAIFMT_CBS_CFS, align 4, !tbaa !14 %24 = or i32 %22, %23 %25 = tail call i32 @snd_soc_dai_set_fmt(ptr noundef %5, i32 noundef %24) #3 %26 = icmp slt i32 %25, 0 br i1 %26, label %41, label %27 27: ; preds = %18 %28 = load i32, ptr @WM8753_PCMCLK, align 4, !tbaa !14 %29 = load i32, ptr @SND_SOC_CLOCK_IN, align 4, !tbaa !14 %30 = tail call i32 @snd_soc_dai_set_sysclk(ptr noundef %5, i32 noundef %28, i32 noundef 12288000, i32 noundef %29) #3 %31 = icmp slt i32 %30, 0 br i1 %31, label %41, label %32 32: ; preds = %27 %33 = load i32, ptr @WM8753_PCMDIV, align 4, !tbaa !14 %34 = tail call i32 @snd_soc_dai_set_clkdiv(ptr noundef %5, i32 noundef %33, i32 noundef %19) #3 %35 = icmp slt i32 %34, 0 br i1 %35, label %41, label %36 36: ; preds = %32 %37 = load i32, ptr @WM8753_PLL2, align 4, !tbaa !14 %38 = lshr i64 %6, 2 %39 = tail call i32 @snd_soc_dai_set_pll(ptr noundef %5, i32 noundef %37, i64 noundef %38, i32 noundef 12288000) #3 %40 = tail call i32 @llvm.smin.i32(i32 %39, i32 0) br label %41 41: ; preds = %36, %32, %27, %18, %15, %9 %42 = phi i32 [ %11, %9 ], [ %17, %15 ], [ %25, %18 ], [ %30, %27 ], [ %34, %32 ], [ %40, %36 ] ret i32 %42 } declare i64 @s3c24xx_i2s_get_clockrate(...) local_unnamed_addr #1 declare i32 @params_rate(ptr noundef) local_unnamed_addr #1 declare i32 @params_channels(ptr noundef) local_unnamed_addr #1 declare i32 @snd_soc_dai_set_fmt(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @snd_soc_dai_set_sysclk(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @snd_soc_dai_set_clkdiv(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @snd_soc_dai_set_pll(ptr noundef, i32 noundef, i64 noundef, i32 noundef) local_unnamed_addr #1 ; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none) declare i32 @llvm.smin.i32(i32, i32) #2 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"snd_pcm_substream", !7, i64 0} !7 = !{!"any pointer", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"} !10 = !{!11, !7, i64 0} !11 = !{!"snd_soc_pcm_runtime", !7, i64 0} !12 = !{!13, !7, i64 0} !13 = !{!"TYPE_2__", !7, i64 0} !14 = !{!15, !15, i64 0} !15 = !{!"int", !8, i64 0}
; ModuleID = 'AnghaBench/fastsocket/kernel/sound/soc/s3c24xx/extr_neo1973_gta02_wm8753.c_neo1973_gta02_voice_hw_params.c' source_filename = "AnghaBench/fastsocket/kernel/sound/soc/s3c24xx/extr_neo1973_gta02_wm8753.c_neo1973_gta02_voice_hw_params.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @EINVAL = common local_unnamed_addr global i32 0, align 4 @WM8753_PCM_DIV_6 = common local_unnamed_addr global i32 0, align 4 @SND_SOC_DAIFMT_DSP_B = common local_unnamed_addr global i32 0, align 4 @SND_SOC_DAIFMT_NB_NF = common local_unnamed_addr global i32 0, align 4 @SND_SOC_DAIFMT_CBS_CFS = common local_unnamed_addr global i32 0, align 4 @WM8753_PCMCLK = common local_unnamed_addr global i32 0, align 4 @SND_SOC_CLOCK_IN = common local_unnamed_addr global i32 0, align 4 @WM8753_PCMDIV = common local_unnamed_addr global i32 0, align 4 @WM8753_PLL2 = common local_unnamed_addr global i32 0, align 4 @llvm.used = appending global [1 x ptr] [ptr @neo1973_gta02_voice_hw_params], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal i32 @neo1973_gta02_voice_hw_params(ptr nocapture noundef readonly %0, ptr noundef %1) #0 { %3 = load ptr, ptr %0, align 8, !tbaa !6 %4 = load ptr, ptr %3, align 8, !tbaa !11 %5 = load ptr, ptr %4, align 8, !tbaa !13 %6 = tail call i64 @s3c24xx_i2s_get_clockrate() #3 %7 = tail call i32 @params_rate(ptr noundef %1) #3 %8 = icmp eq i32 %7, 8000 br i1 %8, label %12, label %9 9: ; preds = %2 %10 = load i32, ptr @EINVAL, align 4, !tbaa !15 %11 = sub nsw i32 0, %10 br label %41 12: ; preds = %2 %13 = tail call i32 @params_channels(ptr noundef %1) #3 %14 = icmp eq i32 %13, 1 br i1 %14, label %18, label %15 15: ; preds = %12 %16 = load i32, ptr @EINVAL, align 4, !tbaa !15 %17 = sub nsw i32 0, %16 br label %41 18: ; preds = %12 %19 = load i32, ptr @WM8753_PCM_DIV_6, align 4, !tbaa !15 %20 = load i32, ptr @SND_SOC_DAIFMT_DSP_B, align 4, !tbaa !15 %21 = load i32, ptr @SND_SOC_DAIFMT_NB_NF, align 4, !tbaa !15 %22 = or i32 %21, %20 %23 = load i32, ptr @SND_SOC_DAIFMT_CBS_CFS, align 4, !tbaa !15 %24 = or i32 %22, %23 %25 = tail call i32 @snd_soc_dai_set_fmt(ptr noundef %5, i32 noundef %24) #3 %26 = icmp slt i32 %25, 0 br i1 %26, label %41, label %27 27: ; preds = %18 %28 = load i32, ptr @WM8753_PCMCLK, align 4, !tbaa !15 %29 = load i32, ptr @SND_SOC_CLOCK_IN, align 4, !tbaa !15 %30 = tail call i32 @snd_soc_dai_set_sysclk(ptr noundef %5, i32 noundef %28, i32 noundef 12288000, i32 noundef %29) #3 %31 = icmp slt i32 %30, 0 br i1 %31, label %41, label %32 32: ; preds = %27 %33 = load i32, ptr @WM8753_PCMDIV, align 4, !tbaa !15 %34 = tail call i32 @snd_soc_dai_set_clkdiv(ptr noundef %5, i32 noundef %33, i32 noundef %19) #3 %35 = icmp slt i32 %34, 0 br i1 %35, label %41, label %36 36: ; preds = %32 %37 = load i32, ptr @WM8753_PLL2, align 4, !tbaa !15 %38 = lshr i64 %6, 2 %39 = tail call i32 @snd_soc_dai_set_pll(ptr noundef %5, i32 noundef %37, i64 noundef %38, i32 noundef 12288000) #3 %40 = tail call i32 @llvm.smin.i32(i32 %39, i32 0) br label %41 41: ; preds = %36, %32, %27, %18, %15, %9 %42 = phi i32 [ %11, %9 ], [ %17, %15 ], [ %25, %18 ], [ %30, %27 ], [ %34, %32 ], [ %40, %36 ] ret i32 %42 } declare i64 @s3c24xx_i2s_get_clockrate(...) local_unnamed_addr #1 declare i32 @params_rate(ptr noundef) local_unnamed_addr #1 declare i32 @params_channels(ptr noundef) local_unnamed_addr #1 declare i32 @snd_soc_dai_set_fmt(ptr noundef, i32 noundef) local_unnamed_addr #1 declare i32 @snd_soc_dai_set_sysclk(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @snd_soc_dai_set_clkdiv(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1 declare i32 @snd_soc_dai_set_pll(ptr noundef, i32 noundef, i64 noundef, i32 noundef) local_unnamed_addr #1 ; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none) declare i32 @llvm.smin.i32(i32, i32) #2 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"snd_pcm_substream", !8, i64 0} !8 = !{!"any pointer", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"} !11 = !{!12, !8, i64 0} !12 = !{!"snd_soc_pcm_runtime", !8, i64 0} !13 = !{!14, !8, i64 0} !14 = !{!"TYPE_2__", !8, i64 0} !15 = !{!16, !16, i64 0} !16 = !{!"int", !9, i64 0}
fastsocket_kernel_sound_soc_s3c24xx_extr_neo1973_gta02_wm8753.c_neo1973_gta02_voice_hw_params
; ModuleID = 'AnghaBench/radare2/libr/cons/extr_grep.c_find_next_intgrep.c' source_filename = "AnghaBench/radare2/libr/cons/extr_grep.c_find_next_intgrep.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @find_next_intgrep], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal ptr @find_next_intgrep(ptr noundef %0, ptr noundef %1) #0 { br label %3 3: ; preds = %14, %2 %4 = phi ptr [ %0, %2 ], [ %18, %14 ] %5 = tail call i64 @r_str_firstbut(ptr noundef %4, i8 noundef signext 126, ptr noundef %1) #3 %6 = inttoptr i64 %5 to ptr %7 = icmp eq i64 %5, 0 br i1 %7, label %21, label %8 8: ; preds = %3 %9 = icmp eq ptr %4, %6 br i1 %9, label %21, label %10 10: ; preds = %8 %11 = getelementptr inbounds i8, ptr %6, i64 -1 %12 = load i8, ptr %11, align 1, !tbaa !5 %13 = icmp eq i8 %12, 92 br i1 %13, label %14, label %21 14: ; preds = %10 %15 = tail call i64 @strlen(ptr noundef nonnull dereferenceable(1) %6) %16 = add nsw i64 %15, 1 %17 = tail call i32 @memmove(ptr noundef nonnull %11, ptr noundef nonnull %6, i64 noundef %16) #3 %18 = getelementptr inbounds i8, ptr %6, i64 1 %19 = load i8, ptr %18, align 1, !tbaa !5 %20 = icmp eq i8 %19, 0 br i1 %20, label %21, label %3, !llvm.loop !8 21: ; preds = %14, %3, %8, %10 %22 = phi ptr [ %6, %10 ], [ %4, %8 ], [ null, %3 ], [ null, %14 ] ret ptr %22 } declare i64 @r_str_firstbut(ptr noundef, i8 noundef signext, ptr noundef) local_unnamed_addr #1 declare i32 @memmove(ptr noundef, ptr noundef, i64 noundef) local_unnamed_addr #1 ; Function Attrs: mustprogress nofree nounwind willreturn memory(argmem: read) declare i64 @strlen(ptr nocapture noundef) local_unnamed_addr #2 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { mustprogress nofree nounwind willreturn memory(argmem: read) "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !6, i64 0} !6 = !{!"omnipotent char", !7, i64 0} !7 = !{!"Simple C/C++ TBAA"} !8 = distinct !{!8, !9} !9 = !{!"llvm.loop.mustprogress"}
; ModuleID = 'AnghaBench/radare2/libr/cons/extr_grep.c_find_next_intgrep.c' source_filename = "AnghaBench/radare2/libr/cons/extr_grep.c_find_next_intgrep.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @find_next_intgrep], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal ptr @find_next_intgrep(ptr noundef %0, ptr noundef %1) #0 { br label %3 3: ; preds = %14, %2 %4 = phi ptr [ %0, %2 ], [ %18, %14 ] %5 = tail call i64 @r_str_firstbut(ptr noundef %4, i8 noundef signext 126, ptr noundef %1) #3 %6 = inttoptr i64 %5 to ptr %7 = icmp eq i64 %5, 0 br i1 %7, label %21, label %8 8: ; preds = %3 %9 = icmp eq ptr %4, %6 br i1 %9, label %21, label %10 10: ; preds = %8 %11 = getelementptr inbounds i8, ptr %6, i64 -1 %12 = load i8, ptr %11, align 1, !tbaa !6 %13 = icmp eq i8 %12, 92 br i1 %13, label %14, label %21 14: ; preds = %10 %15 = tail call i64 @strlen(ptr noundef nonnull dereferenceable(1) %6) %16 = add nsw i64 %15, 1 %17 = tail call i32 @memmove(ptr noundef nonnull %11, ptr noundef nonnull %6, i64 noundef %16) #3 %18 = getelementptr inbounds i8, ptr %6, i64 1 %19 = load i8, ptr %18, align 1, !tbaa !6 %20 = icmp eq i8 %19, 0 br i1 %20, label %21, label %3, !llvm.loop !9 21: ; preds = %14, %3, %8, %10 %22 = phi ptr [ %6, %10 ], [ %6, %8 ], [ null, %3 ], [ null, %14 ] ret ptr %22 } declare i64 @r_str_firstbut(ptr noundef, i8 noundef signext, ptr noundef) local_unnamed_addr #1 declare i32 @memmove(ptr noundef, ptr noundef, i64 noundef) local_unnamed_addr #1 ; Function Attrs: mustprogress nofree nounwind willreturn memory(argmem: read) declare i64 @strlen(ptr nocapture noundef) local_unnamed_addr #2 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { mustprogress nofree nounwind willreturn memory(argmem: read) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #3 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !7, i64 0} !7 = !{!"omnipotent char", !8, i64 0} !8 = !{!"Simple C/C++ TBAA"} !9 = distinct !{!9, !10} !10 = !{!"llvm.loop.mustprogress"}
radare2_libr_cons_extr_grep.c_find_next_intgrep
; ModuleID = 'AnghaBench/linux/drivers/cpufreq/extr_powernow-k8.c_decrease_vid_code_by_step.c' source_filename = "AnghaBench/linux/drivers/cpufreq/extr_powernow-k8.c_decrease_vid_code_by_step.c" target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-unknown-linux-gnu" @llvm.compiler.used = appending global [1 x ptr] [ptr @decrease_vid_code_by_step], section "llvm.metadata" ; Function Attrs: nounwind uwtable define internal noundef i32 @decrease_vid_code_by_step(ptr noundef %0, i64 noundef %1, i64 noundef %2) #0 { %4 = load i64, ptr %0, align 8, !tbaa !5 %5 = sub nsw i64 %4, %1 %6 = icmp sgt i64 %5, %2 %7 = sub nsw i64 %4, %2 %8 = select i1 %6, i64 %7, i64 %1 %9 = tail call i64 @write_new_vid(ptr noundef nonnull %0, i64 noundef %8) #2 %10 = icmp eq i64 %9, 0 br i1 %10, label %11, label %13 11: ; preds = %3 %12 = tail call i32 @count_off_vst(ptr noundef nonnull %0) #2 br label %13 13: ; preds = %3, %11 %14 = phi i32 [ 0, %11 ], [ 1, %3 ] ret i32 %14 } declare i64 @write_new_vid(ptr noundef, i64 noundef) local_unnamed_addr #1 declare i32 @count_off_vst(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #1 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3} !llvm.ident = !{!4} !0 = !{i32 1, !"wchar_size", i32 4} !1 = !{i32 8, !"PIC Level", i32 2} !2 = !{i32 7, !"PIE Level", i32 2} !3 = !{i32 7, !"uwtable", i32 2} !4 = !{!"clang version 18.1.8 (https://github.com/llvm/llvm-project.git 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)"} !5 = !{!6, !7, i64 0} !6 = !{!"powernow_k8_data", !7, i64 0} !7 = !{!"long", !8, i64 0} !8 = !{!"omnipotent char", !9, i64 0} !9 = !{!"Simple C/C++ TBAA"}
; ModuleID = 'AnghaBench/linux/drivers/cpufreq/extr_powernow-k8.c_decrease_vid_code_by_step.c' source_filename = "AnghaBench/linux/drivers/cpufreq/extr_powernow-k8.c_decrease_vid_code_by_step.c" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128-Fn32" target triple = "arm64-apple-macosx15.0.0" @llvm.used = appending global [1 x ptr] [ptr @decrease_vid_code_by_step], section "llvm.metadata" ; Function Attrs: nounwind ssp uwtable(sync) define internal range(i32 0, 2) i32 @decrease_vid_code_by_step(ptr noundef %0, i64 noundef %1, i64 noundef %2) #0 { %4 = load i64, ptr %0, align 8, !tbaa !6 %5 = sub nsw i64 %4, %1 %6 = icmp sgt i64 %5, %2 %7 = sub nsw i64 %4, %2 %8 = select i1 %6, i64 %7, i64 %1 %9 = tail call i64 @write_new_vid(ptr noundef nonnull %0, i64 noundef %8) #2 %10 = icmp eq i64 %9, 0 br i1 %10, label %11, label %13 11: ; preds = %3 %12 = tail call i32 @count_off_vst(ptr noundef nonnull %0) #2 br label %13 13: ; preds = %3, %11 %14 = phi i32 [ 0, %11 ], [ 1, %3 ] ret i32 %14 } declare i64 @write_new_vid(ptr noundef, i64 noundef) local_unnamed_addr #1 declare i32 @count_off_vst(ptr noundef) local_unnamed_addr #1 attributes #0 = { nounwind ssp uwtable(sync) "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "probe-stack"="__chkstk_darwin" "stack-protector-buffer-size"="8" "target-cpu"="apple-m1" "target-features"="+aes,+altnzcv,+bti,+ccdp,+ccidx,+complxnum,+crc,+dit,+dotprod,+flagm,+fp-armv8,+fp16fml,+fptoint,+fullfp16,+jsconv,+lse,+neon,+pauth,+perfmon,+predres,+ras,+rcpc,+rdm,+sb,+sha2,+sha3,+specrestrict,+ssbs,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+zcm,+zcz" } attributes #2 = { nounwind } !llvm.module.flags = !{!0, !1, !2, !3, !4} !llvm.ident = !{!5} !0 = !{i32 2, !"SDK Version", [2 x i32] [i32 15, i32 5]} !1 = !{i32 1, !"wchar_size", i32 4} !2 = !{i32 8, !"PIC Level", i32 2} !3 = !{i32 7, !"uwtable", i32 1} !4 = !{i32 7, !"frame-pointer", i32 1} !5 = !{!"Apple clang version 17.0.0 (clang-1700.0.13.5)"} !6 = !{!7, !8, i64 0} !7 = !{!"powernow_k8_data", !8, i64 0} !8 = !{!"long", !9, i64 0} !9 = !{!"omnipotent char", !10, i64 0} !10 = !{!"Simple C/C++ TBAA"}
linux_drivers_cpufreq_extr_powernow-k8.c_decrease_vid_code_by_step