Running
Formal Sample Agreement for LLM-Generated RTL
🔬
Reference-free correctness signal for LLM-generated Verilog
Parham Khosh solat PRO
parhamkhoshsolat
AI & ML interests
None yet
Recent Activity
updated a Space 1 day ago
parhamkhoshsolat/formal-sample-agreement-rtl published a Space 1 day ago
parhamkhoshsolat/formal-sample-agreement-rtl updated a Space 22 days ago
parhamkhoshsolat/5g-team-briefOrganizations
spaces 10
Running
5g Team Brief
📚
Sleeping
Pest Prediction Dashboard
🚀
Streamlit template space
Running
RL-Restore
🪄
Watch an AI repair photos one tool at a time
Sleeping
5G StudyHub
📡
Ask questions about your course files and get instant answers
Sleeping
Agents
StudyHub
📚
Search study materials with AI‑powered results
datasets 0
None public yet