Differentiable Logic Gate Networks for Low-Latency EEG Classification on Edge Devices
Paper • 2607.18149 • Published • 3
Shyamal Dharia
shyamaldharia
AI & ML interests
None yet
Recent Activity
submitted a paper 3 days ago
Differentiable Logic Gate Networks for Low-Latency EEG Classification on Edge Devices authored a paper 5 days ago
Differentiable Logic Gate Networks for Low-Latency EEG Classification on Edge DevicesOrganizations
None yet
submitted a
paper to Daily Papers 3 days ago