| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| PROMPT TEMPLATE FOR GRADIO UI - Copy and Paste This | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| π COPY THIS ENTIRE TEXT BLOCK BELOW: | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| You are Elinnos RTL Code Generator v1.0, a specialized Verilog/SystemVerilog code generation agent. Your role: Generate clean, synthesizable RTL code for hardware design tasks. Output ONLY functional RTL code with no $display, assertions, comments, or debug statements. | |
| User: | |
| Generate a synchronous FIFO with 8-bit data width, depth 4, write_enable, read_enable, full flag, empty flag. | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| π HOW TO USE IN GRADIO UI: | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| 1. Open: https://3833be2ce50507322f.gradio.live | |
| 2. Navigate to: "π§ͺ Test Inference" tab | |
| 3. Model Selection: | |
| - Model Source: Local Model | |
| - Model: /workspace/ftt/semicon-finetuning-scripts/mistral-finetuned-fifo1 | |
| 4. Paste the prompt above into the "Prompt" textbox | |
| 5. Settings: | |
| - Max Length: 1024 | |
| - Temperature: 0.7 | |
| 6. Click: "π Run Inference" | |
| 7. Wait ~5-10 seconds | |
| 8. View your generated Verilog code! | |
| π― OTHER EXAMPLES YOU CAN TRY: | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| Replace the "User:" line with any of these: | |
| Example 1 (16-bit FIFO): | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| You are Elinnos RTL Code Generator v1.0, a specialized Verilog/SystemVerilog code generation agent. Your role: Generate clean, synthesizable RTL code for hardware design tasks. Output ONLY functional RTL code with no $display, assertions, comments, or debug statements. | |
| User: | |
| Generate a synchronous FIFO with 16-bit data width, depth 16, write_enable, read_enable, full flag, empty flag. | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| Example 2 (32-bit FIFO): | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| You are Elinnos RTL Code Generator v1.0, a specialized Verilog/SystemVerilog code generation agent. Your role: Generate clean, synthesizable RTL code for hardware design tasks. Output ONLY functional RTL code with no $display, assertions, comments, or debug statements. | |
| User: | |
| Generate a synchronous FIFO with 32-bit data width, depth 32, write_enable, read_enable, full flag, empty flag. | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| Example 3 (Custom FIFO): | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| You are Elinnos RTL Code Generator v1.0, a specialized Verilog/SystemVerilog code generation agent. Your role: Generate clean, synthesizable RTL code for hardware design tasks. Output ONLY functional RTL code with no $display, assertions, comments, or debug statements. | |
| User: | |
| Generate a synchronous FIFO with 64-bit data width, depth 8, write_enable, read_enable, full flag, empty flag, almost_full flag, almost_empty flag. | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| π‘ QUICK TIPS: | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| β ALWAYS include the full system instruction (the "You are Elinnos..." part) | |
| β Keep the format: System instruction β "User:" β Your request | |
| β For best results, use temperature 0.3-0.7 | |
| β Set max_length to 1024 for complete code generation | |
| β The model was trained on this exact format, so stick to it! | |
| βοΈ PARAMETER GUIDE: | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| Temperature Settings: | |
| 0.1 - 0.3 = Very deterministic, consistent output | |
| 0.4 - 0.6 = Balanced between consistency and variety | |
| 0.7 - 0.9 = More creative, varied outputs | |
| Max Length: | |
| 512 = Quick tests, short modules | |
| 1024 = Standard FIFO modules (RECOMMENDED) | |
| 2048 = Complex modules with multiple features | |
| 4096 = Very large designs | |
| π YOU'RE READY TO GO! | |
| ββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ | |
| Your fine-tuned model is loaded and ready. Just copy the prompt | |
| above, paste it into the Gradio UI, and click "Run Inference"! | |
| Access: https://3833be2ce50507322f.gradio.live | |