| | <!DOCTYPE html> |
| | <html lang="en"> |
| | <head> |
| | <meta charset="UTF-8"> |
| | <meta name="viewport" content="width=device-width, initial-scale=1.0"> |
| | <title>HSPA Core Explorer</title> |
| | <link rel="icon" type="image/x-icon" href="/static/favicon.ico"> |
| | <link rel="stylesheet" href="style.css"> |
| | <script src="https://cdn.tailwindcss.com"></script> |
| | <script src="https://cdn.jsdelivr.net/npm/feather-icons/dist/feather.min.js"></script> |
| | <script src="https://unpkg.com/feather-icons"></script> |
| | <script src="https://cdn.jsdelivr.net/npm/vanta@latest/dist/vanta.globe.min.js"></script> |
| | </head> |
| | <body class="bg-gray-900 text-white min-h-screen flex flex-col"> |
| | <custom-navbar></custom-navbar> |
| | |
| | <div id="vanta-bg" class="absolute inset-0 z-0"></div> |
| | |
| | <main class="relative z-10 flex-grow container mx-auto px-4 py-8"> |
| | <section class="text-center py-16"> |
| | <h1 class="text-5xl font-bold mb-6">HSPA Core Explorer</h1> |
| | <p class="text-xl max-w-2xl mx-auto mb-10">Dive into the next-generation Probabilistic Semantic Processing Architecture</p> |
| | <div class="flex justify-center gap-4"> |
| | <a href="#architecture" class="bg-blue-600 hover:bg-blue-700 text-white font-bold py-3 px-6 rounded-lg transition duration-300">Explore Architecture</a> |
| | <a href="#prototype" class="bg-purple-600 hover:bg-purple-700 text-white font-bold py-3 px-6 rounded-lg transition duration-300">View Prototype</a> |
| | </div> |
| | </section> |
| |
|
| | <section id="architecture" class="py-16"> |
| | <h2 class="text-3xl font-bold mb-8 text-center">System Architecture</h2> |
| | <div class="grid grid-cols-1 md:grid-cols-2 lg:grid-cols-3 gap-8"> |
| | <div class="bg-gray-800 bg-opacity-70 p-6 rounded-xl backdrop-blur-sm"> |
| | <i data-feather="cpu" class="w-12 h-12 mb-4 text-blue-400"></i> |
| | <h3 class="text-xl font-bold mb-2">PMCU</h3> |
| | <p>Probabilistic Microcontroller Unit with Bayesian scheduling</p> |
| | </div> |
| | <div class="bg-gray-800 bg-opacity-70 p-6 rounded-xl backdrop-blur-sm"> |
| | <i data-feather="grid" class="w-12 h-12 mb-4 text-green-400"></i> |
| | <h3 class="text-xl font-bold mb-2">RLC Fabric</h3> |
| | <p>Reconfigurable Logic Cell array for parallel execution</p> |
| | </div> |
| | <div class="bg-gray-800 bg-opacity-70 p-6 rounded-xl backdrop-blur-sm"> |
| | <i data-feather="database" class="w-12 h-12 mb-4 text-yellow-400"></i> |
| | <h3 class="text-xl font-bold mb-2">SEG Memory</h3> |
| | <p>Semantic Execution Graph storage and management</p> |
| | </div> |
| | <div class="bg-gray-800 bg-opacity-70 p-6 rounded-xl backdrop-blur-sm"> |
| | <i data-feather="layers" class="w-12 h-12 mb-4 text-red-400"></i> |
| | <h3 class="text-xl font-bold mb-2">UML</h3> |
| | <p>Unified Memory Lattice with semantic tagging</p> |
| | </div> |
| | <div class="bg-gray-800 bg-opacity-70 p-6 rounded-xl backdrop-blur-sm"> |
| | <i data-feather="trending-up" class="w-12 h-12 mb-4 text-purple-400"></i> |
| | <h3 class="text-xl font-bold mb-2">SOML</h3> |
| | <p>Self-Optimizing Microcode Layer for adaptive performance</p> |
| | </div> |
| | <div class="bg-gray-800 bg-opacity-70 p-6 rounded-xl backdrop-blur-sm"> |
| | <i data-feather="refresh-cw" class="w-12 h-12 mb-4 text-indigo-400"></i> |
| | <h3 class="text-xl font-bold mb-2">MIT</h3> |
| | <p>Meta-ISA Translator for legacy compatibility</p> |
| | </div> |
| | </div> |
| | </section> |
| |
|
| | <section id="prototype" class="py-16"> |
| | <h2 class="text-3xl font-bold mb-8 text-center">Verilog Prototype</h2> |
| | <div class="bg-gray-800 bg-opacity-70 rounded-xl p-8 backdrop-blur-sm"> |
| | <div class="flex flex-wrap gap-4 mb-6"> |
| | <button class="prototype-tab active" data-file="seg_memory.v">seg_memory.v</button> |
| | <button class="prototype-tab" data-file="pmcu.v">pmcu.v</button> |
| | <button class="prototype-tab" data-file="rlc.v">rlc.v</button> |
| | <button class="prototype-tab" data-file="uml.v">uml.v</button> |
| | <button class="prototype-tab" data-file="soml.v">soml.v</button> |
| | <button class="prototype-tab" data-file="mit_translator.v">mit_translator.v</button> |
| | <button class="prototype-tab" data-file="top.v">top.v</button> |
| | </div> |
| | <pre id="prototype-code" class="bg-gray-900 p-4 rounded-lg overflow-x-auto text-sm max-h-96"><code>// Loading prototype code...</code></pre> |
| | </div> |
| | </section> |
| |
|
| | <section class="py-16"> |
| | <h2 class="text-3xl font-bold mb-8 text-center">FPGA Carrier Board</h2> |
| | <div class="bg-gray-800 bg-opacity-70 rounded-xl p-8 backdrop-blur-sm"> |
| | <div class="grid grid-cols-1 md:grid-cols-2 gap-8"> |
| | <div> |
| | <h3 class="text-xl font-bold mb-4">Key Specifications</h3> |
| | <ul class="space-y-2"> |
| | <li class="flex items-center"> |
| | <i data-feather="check-circle" class="w-5 h-5 mr-2 text-green-400"></i> |
| | Xilinx Zynq UltraScale+ MPSoC ZU9EG |
| | </li> |
| | <li class="flex items-center"> |
| | <i data-feather="check-circle" class="w-5 h-5 mr-2 text-green-400"></i> |
| | 2x 72-bit DDR4 ECC banks (up to 4GB) |
| | </li> |
| | <li class="flex items-center"> |
| | <i data-feather="check-circle" class="w-5 h-5 mr-2 text-green-400"></i> |
| | PCIe Gen3 x8 edge connector |
| | </li> |
| | <li class="flex items-center"> |
| | <i data-feather="check-circle" class="w-5 h-5 mr-2 text-green-400"></i> |
| | 2x SFP+ cages (10GbE) |
| | </li> |
| | <li class="flex items-center"> |
| | <i data-feather="check-circle" class="w-5 h-5 mr-2 text-green-400"></i> |
| | FMC HPC connector for expansion |
| | </li> |
| | </ul> |
| | </div> |
| | <div> |
| | <h3 class="text-xl font-bold mb-4">Features</h3> |
| | <ul class="space-y-2"> |
| | <li class="flex items-center"> |
| | <i data-feather="check-circle" class="w-5 h-5 mr-2 text-blue-400"></i> |
| | Partial reconfiguration support |
| | </li> |
| | <li class="flex items-center"> |
| | <i data-feather="check-circle" class="w-5 h-5 mr-2 text-blue-400"></i> |
| | PMBus power management |
| | </li> |
| | <li class="flex items-center"> |
| | <i data-feather="check-circle" class="w-5 h-5 mr-2 text-blue-400"></i> |
| | Si5345 clock generation |
| | </li> |
| | <li class="flex items-center"> |
| | <i data-feather="check-circle" class="w-5 h-5 mr-2 text-blue-400"></i> |
| | Thermal management with fan control |
| | </li> |
| | <li class="flex items-center"> |
| | <i data-feather="check-circle" class="w-5 h-5 mr-2 text-blue-400"></i> |
| | JTAG/UART debugging interface |
| | </li> |
| | </ul> |
| | </div> |
| | </div> |
| | </div> |
| | </section> |
| | </main> |
| |
|
| | <custom-footer></custom-footer> |
| | <script src="components/navbar.js"></script> |
| | <script src="components/footer.js"></script> |
| | <script src="script.js"></script> |
| | <script>feather.replace();</script> |
| | </body> |
| | </html> |
