Hugging Face
Models
Datasets
Spaces
Buckets
new
Docs
Enterprise
Pricing
Log In
Sign Up
stupid-zwl
/
rtlmul
like
0
Safetensors
JackieZhang/chipgpt
scale-lab/MetRex
code
verilog
RTL
PPA-prediction
hardware-design
arxiv:
2305.14019
arxiv:
2403.11202
License:
mit
Model card
Files
Files and versions
xet
Community
main
rtlmul
Commit History
Update README.md
23ed5ba
verified
stupid-zwl
commited on
about 11 hours ago
Upload folder using huggingface_hub
197a209
verified
stupid-zwl
commited on
about 11 hours ago
Update README.md
81ff7af
verified
stupid-zwl
commited on
about 20 hours ago
Update README.md
b52911f
verified
stupid-zwl
commited on
about 20 hours ago
Upload 42 files
1a15e89
verified
stupid-zwl
commited on
5 days ago
Update README.md
6795086
verified
stupid-zwl
commited on
5 days ago
initial commit
35acf2c
verified
stupid-zwl
commited on
5 days ago