yang-z commited on
Commit
b8ed366
·
verified ·
1 Parent(s): 1fcd2a7

Update README.md

Browse files
Files changed (1) hide show
  1. README.md +2 -0
README.md CHANGED
@@ -68,6 +68,7 @@ print("Response:", response)
68
  ```
69
  ### Usage Recommendations
70
  1. The template of chat task
 
71
  The goal of the Chat task is to generate complete Verilog or Chisel code from natural language descriptions. The input includes natural language descriptions and optional module headers, while the output is the corresponding HDL code.
72
  ```
73
  <LanguageTag>
@@ -75,6 +76,7 @@ The goal of the Chat task is to generate complete Verilog or Chisel code from na
75
  [Optional Module Header]
76
  ```
77
  2. The template of FIM task
 
78
  The goal of the FIM task is to fill in the missing parts of the code, generating the middle code based on the prefix and suffix. The input includes language tags, prefix, suffix, and special FIM markers, while the output is the missing middle code snippet.
79
  ````
80
  [PRE]```[verilog/scala]
 
68
  ```
69
  ### Usage Recommendations
70
  1. The template of chat task
71
+
72
  The goal of the Chat task is to generate complete Verilog or Chisel code from natural language descriptions. The input includes natural language descriptions and optional module headers, while the output is the corresponding HDL code.
73
  ```
74
  <LanguageTag>
 
76
  [Optional Module Header]
77
  ```
78
  2. The template of FIM task
79
+
80
  The goal of the FIM task is to fill in the missing parts of the code, generating the middle code based on the prefix and suffix. The input includes language tags, prefix, suffix, and special FIM markers, while the output is the missing middle code snippet.
81
  ````
82
  [PRE]```[verilog/scala]