system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void PadMatrixInLeadingDimensionKernel(const int8_t* src, int8_t* dst, int col_src, int col_dst) {
for (int32_t i = threadIdx.x; i < col_src; i += blockDim.x) {
*(dst + blockIdx.x * col_dst + i) = *(src + blockIdx.x * col_src + i);
}
} | code for sm_80
Function : _Z33PadMatrixInLeadingDimensionKernelPKaPaii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_TID.X ; /* 0x000000000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void PadMatrixInLeadingDimensionKernel(const int8_t* src, int8_t* dst, int col_src, int col_dst) {
for (int32_t i = threadIdx.x; i < col_src; i += blockDim.x) {
*(dst + blockIdx.x * col_dst + i) = *(src + blockIdx.x * col_src + i);
}
} | .file "tmpxft_00097a77_00000000-6_PadMatrixInLeadingDimensionKernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFa... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void PadMatrixInLeadingDimensionKernel(const int8_t* src, int8_t* dst, int col_src, int col_dst) {
for (int32_t i = threadIdx.x; i < col_src; i += blockDim.x) {
*(dst + blockIdx.x * col_dst + i) = *(src + blockIdx.x * col_src + i);
}
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void PadMatrixInLeadingDimensionKernel(const int8_t* src, int8_t* dst, int col_src, int col_dst) {
for (int32_t i = threadIdx.x; i < col_src; i += blockDim.x) {
*(dst + blockIdx.x * col_dst + i) = *(src + blockIdx.x * col_src + i);
}
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void PadMatrixInLeadingDimensionKernel(const int8_t* src, int8_t* dst, int col_src, int col_dst) {
for (int32_t i = threadIdx.x; i < col_src; i += blockDim.x) {
*(dst + blockIdx.x * col_dst + i) = *(src + blockIdx.x * col_src + i);
}
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z33PadMatrixInLeadingDimensionKernelPKaPaii
.globl _Z33PadMatrixInLeadingDimensionKernelPKaPaii
.p2align 8
.type _Z33PadMatrixInLeadingDimensionKernelPKaPaii,@function
_Z33PadMatrixInLeadingDimensionKernelPKaPaii:
s_load_b32 s2, s[0:1], 0x10
s_mov_b32 s3, ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void PadMatrixInLeadingDimensionKernel(const int8_t* src, int8_t* dst, int col_src, int col_dst) {
for (int32_t i = threadIdx.x; i < col_src; i += blockDim.x) {
*(dst + blockIdx.x * col_dst + i) = *(src + blockIdx.x * col_src + i);
}
} | .text
.file "PadMatrixInLeadingDimensionKernel.hip"
.globl _Z48__device_stub__PadMatrixInLeadingDimensionKernelPKaPaii # -- Begin function _Z48__device_stub__PadMatrixInLeadingDimensionKernelPKaPaii
.p2align 4, 0x90
.type _Z48__device_stub__PadMatrixInLeadingDimensionKernelPKaPaii,@function
_Z48__device_stub__PadMatrix... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z33PadMatrixInLeadingDimensionKernelPKaPaii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_TID.X ; /* 0x000000000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z33PadMatrixInLeadingDimensionKernelPKaPaii
.globl _Z33PadMatrixInLeadingDimensionKernelPKaPaii
.p2align 8
.type _Z33PadMatrixInLeadingDimensionKernelPKaPaii,@function
_Z33PadMatrixInLeadingDimensionKernelPKaPaii:
s_load_b32 s2, s[0:1], 0x10
s_mov_b32 s3, ... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00097a77_00000000-6_PadMatrixInLeadingDimensionKernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFa... | .text
.file "PadMatrixInLeadingDimensionKernel.hip"
.globl _Z48__device_stub__PadMatrixInLeadingDimensionKernelPKaPaii # -- Begin function _Z48__device_stub__PadMatrixInLeadingDimensionKernelPKaPaii
.p2align 4, 0x90
.type _Z48__device_stub__PadMatrixInLeadingDimensionKernelPKaPaii,@function
_Z48__device_stub__PadMatrix... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <cuda.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
// thread block size
#define BLOCKDIM 16
#define TILE_WIDTH 2
// threshold
#define TOLERANCE 0.01
float absf(float n);
__global__ void MatMult(float *a, float *b, float *c, int N, i... | code for sm_80
Function : _Z7MatMultPfS_S_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ IABS R5, c[0x0][0x17c] ; /* 0x00005f0000057a13 */
/* 0x000fe20000000000 */
/... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <cuda.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
// thread block size
#define BLOCKDIM 16
#define TILE_WIDTH 2
// threshold
#define TOLERANCE 0.01
float absf(float n);
__global__ void MatMult(float *a, float *b, float *c, int N, i... | .file "tmpxft_00139677_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2062:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <cuda.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
// thread block size
#define BLOCKDIM 16
#define TILE_WIDTH 2
// threshold
#define TOLERANCE 0.01
float absf(float n);
__global__ void MatMult(float *a, float *b, float *c, int N, i... | #include "hip/hip_runtime.h"
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
// thread block size
#define BLOCKDIM 16
#define TILE_WIDTH 2
// threshold
#define TOLERANCE 0.01
float absf(float n);
__global__ void MatMult(float *a, float *b, float *c, int N, int tileWidth) {
__shared__ float Mds[TILE_WIDTH][TILE... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include "hip/hip_runtime.h"
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
// thread block size
#define BLOCKDIM 16
#define TILE_WIDTH 2
// threshold
#define TOLERANCE 0.01
float absf(float n);
__global__ void MatMult(float *a, float *b, float *c, int N, int tileWidth) {
__shared__ float Mds[TILE_WIDTH][TILE... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7MatMultPfS_S_ii
.globl _Z7MatMultPfS_S_ii
.p2align 8
.type _Z7MatMultPfS_S_ii,@function
_Z7MatMultPfS_S_ii:
s_load_b64 s[8:9], s[0:1], 0x18
v_and_b32_e32 v3, 0x3ff, v0
v_bfe_u32 v2, v0, 10, 10
s_mov_b32 s10, 0
s_waitcnt lgkmcnt(0... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include "hip/hip_runtime.h"
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
// thread block size
#define BLOCKDIM 16
#define TILE_WIDTH 2
// threshold
#define TOLERANCE 0.01
float absf(float n);
__global__ void MatMult(float *a, float *b, float *c, int N, int tileWidth) {
__shared__ float Mds[TILE_WIDTH][TILE... | .text
.file "kernel.hip"
.globl _Z22__device_stub__MatMultPfS_S_ii # -- Begin function _Z22__device_stub__MatMultPfS_S_ii
.p2align 4, 0x90
.type _Z22__device_stub__MatMultPfS_S_ii,@function
_Z22__device_stub__MatMultPfS_S_ii: # @_Z22__device_stub__MatMultPfS_S_ii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z7MatMultPfS_S_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ IABS R5, c[0x0][0x17c] ; /* 0x00005f0000057a13 */
/* 0x000fe20000000000 */
/... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7MatMultPfS_S_ii
.globl _Z7MatMultPfS_S_ii
.p2align 8
.type _Z7MatMultPfS_S_ii,@function
_Z7MatMultPfS_S_ii:
s_load_b64 s[8:9], s[0:1], 0x18
v_and_b32_e32 v3, 0x3ff, v0
v_bfe_u32 v2, v0, 10, 10
s_mov_b32 s10, 0
s_waitcnt lgkmcnt(0... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00139677_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2062:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "kernel.hip"
.globl _Z22__device_stub__MatMultPfS_S_ii # -- Begin function _Z22__device_stub__MatMultPfS_S_ii
.p2align 4, 0x90
.type _Z22__device_stub__MatMultPfS_S_ii,@function
_Z22__device_stub__MatMultPfS_S_ii: # @_Z22__device_stub__MatMultPfS_S_ii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__device__ int sign(DECNUM x)
{
return((x > 0.0f) - (x < 0.0f));
}
__device__ int mminus2(int ix, int nx)
{
int xminus;
if (ix <= 1)
{
xminus = 0;
}
else
{
xminus = ix - 2;
}
return(xminus);
}
__device__ int pplus(int ix, int nx)
{
int xplus;
if (ix == nx - 1)
{
xplus = nx - 1;
}
else
{
xplus = ix... | code for sm_80
Function : _Z8vvlatbndiiPf
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R7, SR_CTAID.Y ; /* 0x0000000000077919 */
/* 0x000e2800000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__device__ int sign(DECNUM x)
{
return((x > 0.0f) - (x < 0.0f));
}
__device__ int mminus2(int ix, int nx)
{
int xminus;
if (ix <= 1)
{
xminus = 0;
}
else
{
xminus = ix - 2;
}
return(xminus);
}
__device__ int pplus(int ix, int nx)
{
int xplus;
if (ix == nx - 1)
{
xplus = nx - 1;
}
else
{
xplus = ix... | .file "tmpxft_0014341b_00000000-6_vvlatbnd.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2033:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__device__ int sign(DECNUM x)
{
return((x > 0.0f) - (x < 0.0f));
}
__device__ int mminus2(int ix, int nx)
{
int xminus;
if (ix <= 1)
{
xminus = 0;
}
else
{
xminus = ix - 2;
}
return(xminus);
}
__device__ int pplus(int ix, int nx)
{
int xplus;
if (ix == nx - 1)
{
xplus = nx - 1;
}
else
{
xplus = ix... | #include <hip/hip_runtime.h>
#include "includes.h"
__device__ int sign(DECNUM x)
{
return((x > 0.0f) - (x < 0.0f));
}
__device__ int mminus2(int ix, int nx)
{
int xminus;
if (ix <= 1)
{
xminus = 0;
}
else
{
xminus = ix - 2;
}
return(xminus);
}
__device__ int pplus(int ix, int nx)
{
int xplus;
if (ix == nx - 1)
{
xplus ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__device__ int sign(DECNUM x)
{
return((x > 0.0f) - (x < 0.0f));
}
__device__ int mminus2(int ix, int nx)
{
int xminus;
if (ix <= 1)
{
xminus = 0;
}
else
{
xminus = ix - 2;
}
return(xminus);
}
__device__ int pplus(int ix, int nx)
{
int xplus;
if (ix == nx - 1)
{
xplus ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z8vvlatbndiiPf
.globl _Z8vvlatbndiiPf
.p2align 8
.type _Z8vvlatbndiiPf,@function
_Z8vvlatbndiiPf:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x1c
s_load_b64 s[4:5], s[0:1], 0x0
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v2, v0, 10, 10
s_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__device__ int sign(DECNUM x)
{
return((x > 0.0f) - (x < 0.0f));
}
__device__ int mminus2(int ix, int nx)
{
int xminus;
if (ix <= 1)
{
xminus = 0;
}
else
{
xminus = ix - 2;
}
return(xminus);
}
__device__ int pplus(int ix, int nx)
{
int xplus;
if (ix == nx - 1)
{
xplus ... | .text
.file "vvlatbnd.hip"
.globl _Z23__device_stub__vvlatbndiiPf # -- Begin function _Z23__device_stub__vvlatbndiiPf
.p2align 4, 0x90
.type _Z23__device_stub__vvlatbndiiPf,@function
_Z23__device_stub__vvlatbndiiPf: # @_Z23__device_stub__vvlatbndiiPf
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 96
... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z8vvlatbndiiPf
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R7, SR_CTAID.Y ; /* 0x0000000000077919 */
/* 0x000e2800000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z8vvlatbndiiPf
.globl _Z8vvlatbndiiPf
.p2align 8
.type _Z8vvlatbndiiPf,@function
_Z8vvlatbndiiPf:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x1c
s_load_b64 s[4:5], s[0:1], 0x0
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v2, v0, 10, 10
s_... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0014341b_00000000-6_vvlatbnd.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2033:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... | .text
.file "vvlatbnd.hip"
.globl _Z23__device_stub__vvlatbndiiPf # -- Begin function _Z23__device_stub__vvlatbndiiPf
.p2align 4, 0x90
.type _Z23__device_stub__vvlatbndiiPf,@function
_Z23__device_stub__vvlatbndiiPf: # @_Z23__device_stub__vvlatbndiiPf
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_offset 96
... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001677fb_00000000-6_reordered-f.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... | .text
.file "reordered-f.hip"
.globl _Z11check_errorPKc # -- Begin function _Z11check_errorPKc
.p2align 4, 0x90
.type _Z11check_errorPKc,@function
_Z11check_errorPKc: # @_Z11check_errorPKc
.cfi_startproc
# %bb.0:
pushq %rbx
.cfi_def_cfa_offset 16
.cfi_offset %rbx, -16
movq %rdi, %rbx
ca... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <math.h>
#include <float.h>
#include <limits.h>
#define XSIZE 1201
#define YSIZE 801
#define RADIUS 100
#define RADSTEP 1
#define ANGLESIZE 36
#define PI 3.141592653589793
int main()
{
FILE *datTxt,*outputAnisotropy00,*outputAnisotropy09,*outputAnisotropy49,*outputAnisotropy99;
FILE *output... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <math.h>
#include <float.h>
#include <limits.h>
#define XSIZE 1201
#define YSIZE 801
#define RADIUS 100
#define RADSTEP 1
#define ANGLESIZE 36
#define PI 3.141592653589793
int main()
{
FILE *datTxt,*outputAnisotropy00,*outputAnisotropy09,*outputAnisotropy49,*outputAnisotropy99;
FILE *output... | .file "tmpxft_0005c739_00000000-6_topographic_anisotropy_NewMethod.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFat... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <math.h>
#include <float.h>
#include <limits.h>
#define XSIZE 1201
#define YSIZE 801
#define RADIUS 100
#define RADSTEP 1
#define ANGLESIZE 36
#define PI 3.141592653589793
int main()
{
FILE *datTxt,*outputAnisotropy00,*outputAnisotropy09,*outputAnisotropy49,*outputAnisotropy99;
FILE *output... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <math.h>
#include <float.h>
#include <limits.h>
#define XSIZE 1201
#define YSIZE 801
#define RADIUS 100
#define RADSTEP 1
#define ANGLESIZE 36
#define PI 3.141592653589793
int main()
{
FILE *datTxt,*outputAnisotropy00,*outputAnisotropy09,*outputAnisotropy49,*out... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <math.h>
#include <float.h>
#include <limits.h>
#define XSIZE 1201
#define YSIZE 801
#define RADIUS 100
#define RADSTEP 1
#define ANGLESIZE 36
#define PI 3.141592653589793
int main()
{
FILE *datTxt,*outputAnisotropy00,*outputAnisotropy09,*outputAnisotropy49,*out... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <math.h>
#include <float.h>
#include <limits.h>
#define XSIZE 1201
#define YSIZE 801
#define RADIUS 100
#define RADSTEP 1
#define ANGLESIZE 36
#define PI 3.141592653589793
int main()
{
FILE *datTxt,*outputAnisotropy00,*outputAnisotropy09,*outputAnisotropy49,*out... | .text
.file "topographic_anisotropy_NewMethod.hip"
.section .rodata.cst8,"aM",@progbits,8
.p2align 3, 0x0 # -- Begin function main
.LCPI0_0:
.quad 0x400921fb54442d18 # double 3.1415926535897931
.LCPI0_1:
.quad 0x4066800000000000 # double 180
.LCPI0_2:
.quad 0x3ff921fb5... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0005c739_00000000-6_topographic_anisotropy_NewMethod.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFat... | .text
.file "topographic_anisotropy_NewMethod.hip"
.section .rodata.cst8,"aM",@progbits,8
.p2align 3, 0x0 # -- Begin function main
.LCPI0_0:
.quad 0x400921fb54442d18 # double 3.1415926535897931
.LCPI0_1:
.quad 0x4066800000000000 # double 180
.LCPI0_2:
.quad 0x3ff921fb5... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
// includes, project
#define PI 3.1415926536f
int MaxThreadsPerBlock;
int MaxThreadsX;
int MaxThreadsY;
// Conversion d'un vecteur réel en vecteur complexe
// Conversion d'un vecteur complexe en vecteur réel
// Multiplie point par point un vecteur complex par un vecteur réel
// Applique y = at*x +... | code for sm_80
Function : _Z8KparamARPdS_S_ddii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_CTAID.Y ; /* 0x0000000000027919 */
/* 0x000e2... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
// includes, project
#define PI 3.1415926536f
int MaxThreadsPerBlock;
int MaxThreadsX;
int MaxThreadsY;
// Conversion d'un vecteur réel en vecteur complexe
// Conversion d'un vecteur complexe en vecteur réel
// Multiplie point par point un vecteur complex par un vecteur réel
// Applique y = at*x +... | .file "tmpxft_00035ae3_00000000-6_KparamAR.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
// includes, project
#define PI 3.1415926536f
int MaxThreadsPerBlock;
int MaxThreadsX;
int MaxThreadsY;
// Conversion d'un vecteur réel en vecteur complexe
// Conversion d'un vecteur complexe en vecteur réel
// Multiplie point par point un vecteur complex par un vecteur réel
// Applique y = at*x +... | #include <hip/hip_runtime.h>
#include "includes.h"
// includes, project
#define PI 3.1415926536f
int MaxThreadsPerBlock;
int MaxThreadsX;
int MaxThreadsY;
// Conversion d'un vecteur réel en vecteur complexe
// Conversion d'un vecteur complexe en vecteur réel
// Multiplie point par point un vecteur complex par un vecteu... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
// includes, project
#define PI 3.1415926536f
int MaxThreadsPerBlock;
int MaxThreadsX;
int MaxThreadsY;
// Conversion d'un vecteur réel en vecteur complexe
// Conversion d'un vecteur complexe en vecteur réel
// Multiplie point par point un vecteur complex par un vecteu... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z8KparamARPdS_S_ddii
.globl _Z8KparamARPdS_S_ddii
.p2align 8
.type _Z8KparamARPdS_S_ddii,@function
_Z8KparamARPdS_S_ddii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x3c
s_load_b64 s[12:13], s[0:1], 0x28
v_and_b32_e32 v2, 0x3ff, v0
v_bfe_u32 v3... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
// includes, project
#define PI 3.1415926536f
int MaxThreadsPerBlock;
int MaxThreadsX;
int MaxThreadsY;
// Conversion d'un vecteur réel en vecteur complexe
// Conversion d'un vecteur complexe en vecteur réel
// Multiplie point par point un vecteur complex par un vecteu... | .text
.file "KparamAR.hip"
.globl _Z23__device_stub__KparamARPdS_S_ddii # -- Begin function _Z23__device_stub__KparamARPdS_S_ddii
.p2align 4, 0x90
.type _Z23__device_stub__KparamARPdS_S_ddii,@function
_Z23__device_stub__KparamARPdS_S_ddii: # @_Z23__device_stub__KparamARPdS_S_ddii
.cfi_startproc
# %bb.0:
subq $152, %rs... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00035ae3_00000000-6_KparamAR.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... | .text
.file "KparamAR.hip"
.globl _Z23__device_stub__KparamARPdS_S_ddii # -- Begin function _Z23__device_stub__KparamARPdS_S_ddii
.p2align 4, 0x90
.type _Z23__device_stub__KparamARPdS_S_ddii,@function
_Z23__device_stub__KparamARPdS_S_ddii: # @_Z23__device_stub__KparamARPdS_S_ddii
.cfi_startproc
# %bb.0:
subq $152, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__device__ void computearray_size(int* block_cntr_array,int *finalsize,int *orig_number_of_char)
{
*finalsize = 0;
for(int i=0;i<*orig_number_of_char;i++)
{
(*finalsize)=(*finalsize) + block_cntr_array[i];
}
}
__device__ int char_huffman_table_gpu[MAX_CHAR][MAX_CHAR-1]; //To write the output from ... | code for sm_80
Function : _Z17compress_file_gpuPhPbPiS1_S1_S1_S1_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x00000000000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__device__ void computearray_size(int* block_cntr_array,int *finalsize,int *orig_number_of_char)
{
*finalsize = 0;
for(int i=0;i<*orig_number_of_char;i++)
{
(*finalsize)=(*finalsize) + block_cntr_array[i];
}
}
__device__ int char_huffman_table_gpu[MAX_CHAR][MAX_CHAR-1]; //To write the output from ... | .file "tmpxft_000c926a_00000000-6_compress_file_gpu.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__device__ void computearray_size(int* block_cntr_array,int *finalsize,int *orig_number_of_char)
{
*finalsize = 0;
for(int i=0;i<*orig_number_of_char;i++)
{
(*finalsize)=(*finalsize) + block_cntr_array[i];
}
}
__device__ int char_huffman_table_gpu[MAX_CHAR][MAX_CHAR-1]; //To write the output from ... | #include <hip/hip_runtime.h>
#include "includes.h"
__device__ void computearray_size(int* block_cntr_array,int *finalsize,int *orig_number_of_char)
{
*finalsize = 0;
for(int i=0;i<*orig_number_of_char;i++)
{
(*finalsize)=(*finalsize) + block_cntr_array[i];
}
}
__device__ int char_huffman_table_gpu[MAX_CHAR][MAX_CHAR-1]... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__device__ void computearray_size(int* block_cntr_array,int *finalsize,int *orig_number_of_char)
{
*finalsize = 0;
for(int i=0;i<*orig_number_of_char;i++)
{
(*finalsize)=(*finalsize) + block_cntr_array[i];
}
}
__device__ int char_huffman_table_gpu[MAX_CHAR][MAX_CHAR-1]... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z17final_compressionPiPbS0_i
.globl _Z17final_compressionPiPbS0_i
.p2align 8
.type _Z17final_compressionPiPbS0_i,@function
_Z17final_compressionPiPbS0_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_a... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__device__ void computearray_size(int* block_cntr_array,int *finalsize,int *orig_number_of_char)
{
*finalsize = 0;
for(int i=0;i<*orig_number_of_char;i++)
{
(*finalsize)=(*finalsize) + block_cntr_array[i];
}
}
__device__ int char_huffman_table_gpu[MAX_CHAR][MAX_CHAR-1]... | .text
.file "compress_file_gpu.hip"
.globl _Z32__device_stub__final_compressionPiPbS0_i # -- Begin function _Z32__device_stub__final_compressionPiPbS0_i
.p2align 4, 0x90
.type _Z32__device_stub__final_compressionPiPbS0_i,@function
_Z32__device_stub__final_compressionPiPbS0_i: # @_Z32__device_stub__final_compressionPiPb... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000c926a_00000000-6_compress_file_gpu.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq... | .text
.file "compress_file_gpu.hip"
.globl _Z32__device_stub__final_compressionPiPbS0_i # -- Begin function _Z32__device_stub__final_compressionPiPbS0_i
.p2align 4, 0x90
.type _Z32__device_stub__final_compressionPiPbS0_i,@function
_Z32__device_stub__final_compressionPiPbS0_i: # @_Z32__device_stub__final_compressionPiPb... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /**
* Parametric equalizer back-end GPU code.
*/
#include <cuda_runtime.h>
#include <cufft.h>
#include "parametric_eq_cuda.cuh"
const float PI = 3.14159265358979;
/**
* This kernel takes an array of Filters, and creates the appropriate
* output transfer function in the frequency domain. This just involves a
* superposi... | .file "tmpxft_000a187c_00000000-6_parametric_eq_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2085:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /**
* Parametric equalizer back-end GPU code.
*/
#include <cuda_runtime.h>
#include <cufft.h>
#include "parametric_eq_cuda.cuh"
const float PI = 3.14159265358979;
/**
* This kernel takes an array of Filters, and creates the appropriate
* output transfer function in the frequency domain. This just involves a
* superposi... | /**
* Parametric equalizer back-end.
*/
#ifndef PARAMETRIC_EQ_CUDA_CUH
#define PARAMETRIC_EQ_CUDA_CUH
#include <hipfft/hipfft.h>
#include <stdio.h>
#include <stdint.h>
/**
* This struct represents the properties of a band-pass boost or cut
* filter. See p. 278 of the following link for more information:
* http://www.th... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /**
* Parametric equalizer back-end.
*/
#ifndef PARAMETRIC_EQ_CUDA_CUH
#define PARAMETRIC_EQ_CUDA_CUH
#include <hipfft/hipfft.h>
#include <stdio.h>
#include <stdint.h>
/**
* This struct represents the properties of a band-pass boost or cut
* filter. See p. 278 of the following link for more information:
* http://www.th... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /**
* Parametric equalizer back-end.
*/
#ifndef PARAMETRIC_EQ_CUDA_CUH
#define PARAMETRIC_EQ_CUDA_CUH
#include <hipfft/hipfft.h>
#include <stdio.h>
#include <stdint.h>
/**
* This struct represents the properties of a band-pass boost or cut
* filter. See p. 278 of the following link for more information:
* http://www.th... | .text
.file "parametric_eq_cuda.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/ll... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000a187c_00000000-6_parametric_eq_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2085:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... | .text
.file "parametric_eq_cuda.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/ll... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdint.h>
//#include <stdio.h>
template <typename T>
__device__ void fill_contiguous(T *data, size_t len, T val) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
for (int i = idx; i < len; i += gridDim.x * blockDim.x) {
data[i] = val;
}
}
// Note that pitch must be expressed in elements, not bytes!
template... | #include <hip/hip_runtime.h>
#include <stdint.h>
//#include <stdio.h>
template <typename T>
__device__ void fill_contiguous(T *data, size_t len, T val) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
for (int i = idx; i < len; i += gridDim.x * blockDim.x) {
data[i] = val;
}
}
// Note that pitch must be expressed in ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdint.h>
//#include <stdio.h>
template <typename T>
__device__ void fill_contiguous(T *data, size_t len, T val) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
for (int i = idx; i < len; i += gridDim.x * blockDim.x) {
data[i] = val;
}
}
// Note that pitch must be expressed in ... | .text
.file "utils.hip"
.globl __device_stub__fill_contiguous_double # -- Begin function __device_stub__fill_contiguous_double
.p2align 4, 0x90
.type __device_stub__fill_contiguous_double,@function
__device_stub__fill_contiguous_double: # @__device_stub__fill_contiguous_double
.cfi_startproc
# %bb.0:
subq $104, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
// ref: https://cs.calvin.edu/courses/cs/374/CUDA/CUDA-Thread-Indexing-Cheatsheet.pdf
__device__ int getGlobalIdx_3D_3D() {
int blockId = blockIdx.x + blockIdx.y * gridDim.x +
gridDim.x * gridDim.y *... | code for sm_80
Function : _Z12mem_transferPii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc800078e00ff */
/*0010*/ S2R R0, SR_CTAID.Z ; /* 0x0000000000007919 */
/* 0x000e220... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
// ref: https://cs.calvin.edu/courses/cs/374/CUDA/CUDA-Thread-Indexing-Cheatsheet.pdf
__device__ int getGlobalIdx_3D_3D() {
int blockId = blockIdx.x + blockIdx.y * gridDim.x +
gridDim.x * gridDim.y *... | .file "tmpxft_0005448c_00000000-6_mem_ex.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
// ref: https://cs.calvin.edu/courses/cs/374/CUDA/CUDA-Thread-Indexing-Cheatsheet.pdf
__device__ int getGlobalIdx_3D_3D() {
int blockId = blockIdx.x + blockIdx.y * gridDim.x +
gridDim.x * gridDim.y *... | #include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include "hip/hip_runtime.h"
// ref: https://cs.calvin.edu/courses/cs/374/CUDA/CUDA-Thread-Indexing-Cheatsheet.pdf
__device__ int getGlobalIdx_3D_3D() {
int blockId = blockIdx.x + blockIdx.y * gridDim.x +
gridDim.x * gridDim.y * blockIdx.z;
int threadId= blockId ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include "hip/hip_runtime.h"
// ref: https://cs.calvin.edu/courses/cs/374/CUDA/CUDA-Thread-Indexing-Cheatsheet.pdf
__device__ int getGlobalIdx_3D_3D() {
int blockId = blockIdx.x + blockIdx.y * gridDim.x +
gridDim.x * gridDim.y * blockIdx.z;
int threadId= blockId ... | .text
.file "mem_ex.hip"
.globl _Z27__device_stub__mem_transferPii # -- Begin function _Z27__device_stub__mem_transferPii
.p2align 4, 0x90
.type _Z27__device_stub__mem_transferPii,@function
_Z27__device_stub__mem_transferPii: # @_Z27__device_stub__mem_transferPii
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0005448c_00000000-6_mem_ex.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "mem_ex.hip"
.globl _Z27__device_stub__mem_transferPii # -- Begin function _Z27__device_stub__mem_transferPii
.p2align 4, 0x90
.type _Z27__device_stub__mem_transferPii,@function
_Z27__device_stub__mem_transferPii: # @_Z27__device_stub__mem_transferPii
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
#include<stdlib.h>
#include<cuda.h>
#define TILE_WIDTH 8
//const unsigned int WIDTH = 4096;
float *Md, *Nd, *Pd;
//generate matrix
#define IJK 0
#define IKJ 1
#define JIK 2
#define KIJ 3
#define JKI 4
#define KJI 5
#define LOOP_VER JIK
#define CHECK 0
float *GenMatrix(const unsigned int n)
{
float *ma... | .file "tmpxft_000feebc_00000000-6_s_mm_1D.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2066:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<stdio.h>
#include<stdlib.h>
#include<cuda.h>
#define TILE_WIDTH 8
//const unsigned int WIDTH = 4096;
float *Md, *Nd, *Pd;
//generate matrix
#define IJK 0
#define IKJ 1
#define JIK 2
#define KIJ 3
#define JKI 4
#define KJI 5
#define LOOP_VER JIK
#define CHECK 0
float *GenMatrix(const unsigned int n)
{
float *ma... | #include<stdio.h>
#include<stdlib.h>
#include<hip/hip_runtime.h>
#define TILE_WIDTH 8
//const unsigned int WIDTH = 4096;
float *Md, *Nd, *Pd;
//generate matrix
#define IJK 0
#define IKJ 1
#define JIK 2
#define KIJ 3
#define JKI 4
#define KJI 5
#define LOOP_VER JIK
#define CHECK 0
float *GenMatrix(const unsigned int n)
... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include<stdio.h>
#include<stdlib.h>
#include<hip/hip_runtime.h>
#define TILE_WIDTH 8
//const unsigned int WIDTH = 4096;
float *Md, *Nd, *Pd;
//generate matrix
#define IJK 0
#define IKJ 1
#define JIK 2
#define KIJ 3
#define JKI 4
#define KJI 5
#define LOOP_VER JIK
#define CHECK 0
float *GenMatrix(const unsigned int n)
... | .text
.file "s_mm_1D.hip"
.section .rodata.cst8,"aM",@progbits,8
.p2align 3, 0x0 # -- Begin function _Z9GenMatrixj
.LCPI0_0:
.quad 0x41dfffffffc00000 # double 2147483647
.text
.globl _Z9GenMatrixj
.p2align 4, 0x90
.type _Z9GenMatrixj,@function
_Z9GenMatrixj: ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void makeEigenvalues( float *eigenvalues, float *blockHessian, int *blocknums, int *blocksizes, int *hessiannums, int N, int numblocks ) {
// elementnum is the degree of freedom (0 to 3n-1)
int elementNum = blockIdx.x * blockDim.x + threadIdx.x;
if( elementNum >= N ) {
return;
}
// b is... | code for sm_80
Function : _Z15makeEigenvaluesPfS_PiS0_S0_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R10, SR_CTAID.X ; /* 0x00000000000a7919 */
/* 0x000e28000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void makeEigenvalues( float *eigenvalues, float *blockHessian, int *blocknums, int *blocksizes, int *hessiannums, int N, int numblocks ) {
// elementnum is the degree of freedom (0 to 3n-1)
int elementNum = blockIdx.x * blockDim.x + threadIdx.x;
if( elementNum >= N ) {
return;
}
// b is... | .file "tmpxft_0003318e_00000000-6_makeEigenvalues.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void makeEigenvalues( float *eigenvalues, float *blockHessian, int *blocknums, int *blocksizes, int *hessiannums, int N, int numblocks ) {
// elementnum is the degree of freedom (0 to 3n-1)
int elementNum = blockIdx.x * blockDim.x + threadIdx.x;
if( elementNum >= N ) {
return;
}
// b is... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void makeEigenvalues( float *eigenvalues, float *blockHessian, int *blocknums, int *blocksizes, int *hessiannums, int N, int numblocks ) {
// elementnum is the degree of freedom (0 to 3n-1)
int elementNum = blockIdx.x * blockDim.x + threadIdx.x;
if( elementN... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void makeEigenvalues( float *eigenvalues, float *blockHessian, int *blocknums, int *blocksizes, int *hessiannums, int N, int numblocks ) {
// elementnum is the degree of freedom (0 to 3n-1)
int elementNum = blockIdx.x * blockDim.x + threadIdx.x;
if( elementN... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z15makeEigenvaluesPfS_PiS0_S0_ii
.globl _Z15makeEigenvaluesPfS_PiS0_S0_ii
.p2align 8
.type _Z15makeEigenvaluesPfS_PiS0_S0_ii,@function
_Z15makeEigenvaluesPfS_PiS0_S0_ii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x3c
s_load_b32 s3, s[0:1], 0x28
s_waitcnt lg... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void makeEigenvalues( float *eigenvalues, float *blockHessian, int *blocknums, int *blocksizes, int *hessiannums, int N, int numblocks ) {
// elementnum is the degree of freedom (0 to 3n-1)
int elementNum = blockIdx.x * blockDim.x + threadIdx.x;
if( elementN... | .text
.file "makeEigenvalues.hip"
.globl _Z30__device_stub__makeEigenvaluesPfS_PiS0_S0_ii # -- Begin function _Z30__device_stub__makeEigenvaluesPfS_PiS0_S0_ii
.p2align 4, 0x90
.type _Z30__device_stub__makeEigenvaluesPfS_PiS0_S0_ii,@function
_Z30__device_stub__makeEigenvaluesPfS_PiS0_S0_ii: # @_Z30__device_stub__makeEig... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z15makeEigenvaluesPfS_PiS0_S0_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R10, SR_CTAID.X ; /* 0x00000000000a7919 */
/* 0x000e28000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z15makeEigenvaluesPfS_PiS0_S0_ii
.globl _Z15makeEigenvaluesPfS_PiS0_S0_ii
.p2align 8
.type _Z15makeEigenvaluesPfS_PiS0_S0_ii,@function
_Z15makeEigenvaluesPfS_PiS0_S0_ii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x3c
s_load_b32 s3, s[0:1], 0x28
s_waitcnt lg... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0003318e_00000000-6_makeEigenvalues.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... | .text
.file "makeEigenvalues.hip"
.globl _Z30__device_stub__makeEigenvaluesPfS_PiS0_S0_ii # -- Begin function _Z30__device_stub__makeEigenvaluesPfS_PiS0_S0_ii
.p2align 4, 0x90
.type _Z30__device_stub__makeEigenvaluesPfS_PiS0_S0_ii,@function
_Z30__device_stub__makeEigenvaluesPfS_PiS0_S0_ii: # @_Z30__device_stub__makeEig... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
This works for all.
*/
#include <stdio.h>
#include <stdlib.h>
#include <string>
#include <float.h>
#include <math.h>
#include <iostream>
#include <climits>
#include <vector>
#include <stack>
using namespace std;
//#include <thrust/host_vector.h>
//#include <thrust/device_vector.h>
struct edge{ int flow,capacity,to; ... | code for sm_80
Function : _Z6kernelPiS_S_S_S_S_iii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R22, SR_CTAID.X ; /* 0x0000000000167919 */
/* 0x0... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
This works for all.
*/
#include <stdio.h>
#include <stdlib.h>
#include <string>
#include <float.h>
#include <math.h>
#include <iostream>
#include <climits>
#include <vector>
#include <stack>
using namespace std;
//#include <thrust/host_vector.h>
//#include <thrust/device_vector.h>
struct edge{ int flow,capacity,to; ... | /*
This works for all.
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <string>
#include <float.h>
#include <math.h>
#include <iostream>
#include <climits>
#include <vector>
#include <stack>
using namespace std;
//#include <thrust/host_vector.h>
//#include <thrust/device_vector.h>
struct... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void kernel_diagdiv_fl(int M, float eps, float *y, float *x){
unsigned int tid = blockIdx.x*blockDim.x + threadIdx.x;
/* make sure to use only M threads */
if (tid<M) {
if (x[tid]>eps) {
y[tid]=y[tid]/x[tid];
} else {
y[tid]=0.0f;
}
}
} | code for sm_80
Function : _Z17kernel_diagdiv_flifPfS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void kernel_diagdiv_fl(int M, float eps, float *y, float *x){
unsigned int tid = blockIdx.x*blockDim.x + threadIdx.x;
/* make sure to use only M threads */
if (tid<M) {
if (x[tid]>eps) {
y[tid]=y[tid]/x[tid];
} else {
y[tid]=0.0f;
}
}
} | .file "tmpxft_00051a7e_00000000-6_kernel_diagdiv_fl.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void kernel_diagdiv_fl(int M, float eps, float *y, float *x){
unsigned int tid = blockIdx.x*blockDim.x + threadIdx.x;
/* make sure to use only M threads */
if (tid<M) {
if (x[tid]>eps) {
y[tid]=y[tid]/x[tid];
} else {
y[tid]=0.0f;
}
}
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void kernel_diagdiv_fl(int M, float eps, float *y, float *x){
unsigned int tid = blockIdx.x*blockDim.x + threadIdx.x;
/* make sure to use only M threads */
if (tid<M) {
if (x[tid]>eps) {
y[tid]=y[tid]/x[tid];
} else {
y[tid]=0.0f;
}
}
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void kernel_diagdiv_fl(int M, float eps, float *y, float *x){
unsigned int tid = blockIdx.x*blockDim.x + threadIdx.x;
/* make sure to use only M threads */
if (tid<M) {
if (x[tid]>eps) {
y[tid]=y[tid]/x[tid];
} else {
y[tid]=0.0f;
}
}
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z17kernel_diagdiv_flifPfS_
.globl _Z17kernel_diagdiv_flifPfS_
.p2align 8
.type _Z17kernel_diagdiv_flifPfS_,@function
_Z17kernel_diagdiv_flifPfS_:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x24
s_load_b32 s3, s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_and_b32 ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void kernel_diagdiv_fl(int M, float eps, float *y, float *x){
unsigned int tid = blockIdx.x*blockDim.x + threadIdx.x;
/* make sure to use only M threads */
if (tid<M) {
if (x[tid]>eps) {
y[tid]=y[tid]/x[tid];
} else {
y[tid]=0.0f;
}
}
} | .text
.file "kernel_diagdiv_fl.hip"
.globl _Z32__device_stub__kernel_diagdiv_flifPfS_ # -- Begin function _Z32__device_stub__kernel_diagdiv_flifPfS_
.p2align 4, 0x90
.type _Z32__device_stub__kernel_diagdiv_flifPfS_,@function
_Z32__device_stub__kernel_diagdiv_flifPfS_: # @_Z32__device_stub__kernel_diagdiv_flifPfS_
.cfi_... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z17kernel_diagdiv_flifPfS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z17kernel_diagdiv_flifPfS_
.globl _Z17kernel_diagdiv_flifPfS_
.p2align 8
.type _Z17kernel_diagdiv_flifPfS_,@function
_Z17kernel_diagdiv_flifPfS_:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x24
s_load_b32 s3, s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_and_b32 ... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00051a7e_00000000-6_kernel_diagdiv_fl.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq... | .text
.file "kernel_diagdiv_fl.hip"
.globl _Z32__device_stub__kernel_diagdiv_flifPfS_ # -- Begin function _Z32__device_stub__kernel_diagdiv_flifPfS_
.p2align 4, 0x90
.type _Z32__device_stub__kernel_diagdiv_flifPfS_,@function
_Z32__device_stub__kernel_diagdiv_flifPfS_: # @_Z32__device_stub__kernel_diagdiv_flifPfS_
.cfi_... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void mergeLocation(const short2* loc_, float* x, float* y, const int npoints, float scale)
{
const int ptidx = blockIdx.x * blockDim.x + threadIdx.x;
if (ptidx < npoints)
{
short2 loc = loc_[ptidx];
x[ptidx] = loc.x * scale;
y[ptidx] = loc.y * scale;
}
} | code for sm_80
Function : _Z13mergeLocationPK6short2PfS2_if
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void mergeLocation(const short2* loc_, float* x, float* y, const int npoints, float scale)
{
const int ptidx = blockIdx.x * blockDim.x + threadIdx.x;
if (ptidx < npoints)
{
short2 loc = loc_[ptidx];
x[ptidx] = loc.x * scale;
y[ptidx] = loc.y * scale;
}
} | .file "tmpxft_000f8452_00000000-6_mergeLocation.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8,... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void mergeLocation(const short2* loc_, float* x, float* y, const int npoints, float scale)
{
const int ptidx = blockIdx.x * blockDim.x + threadIdx.x;
if (ptidx < npoints)
{
short2 loc = loc_[ptidx];
x[ptidx] = loc.x * scale;
y[ptidx] = loc.y * scale;
}
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void mergeLocation(const short2* loc_, float* x, float* y, const int npoints, float scale)
{
const int ptidx = blockIdx.x * blockDim.x + threadIdx.x;
if (ptidx < npoints)
{
short2 loc = loc_[ptidx];
x[ptidx] = loc.x * scale;
y[ptidx] = loc.y * scale;
}
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void mergeLocation(const short2* loc_, float* x, float* y, const int npoints, float scale)
{
const int ptidx = blockIdx.x * blockDim.x + threadIdx.x;
if (ptidx < npoints)
{
short2 loc = loc_[ptidx];
x[ptidx] = loc.x * scale;
y[ptidx] = loc.y * scale;
}
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if
.globl _Z13mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if
.p2align 8
.type _Z13mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if,@function
_Z13mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if:
s_clause 0x1
s_loa... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void mergeLocation(const short2* loc_, float* x, float* y, const int npoints, float scale)
{
const int ptidx = blockIdx.x * blockDim.x + threadIdx.x;
if (ptidx < npoints)
{
short2 loc = loc_[ptidx];
x[ptidx] = loc.x * scale;
y[ptidx] = loc.y * scale;
}
} | .text
.file "mergeLocation.hip"
.globl _Z28__device_stub__mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if # -- Begin function _Z28__device_stub__mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if
.p2align 4, 0x90
.type _Z28__device_stub__mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if,@function
_Z28__device_stub__mergeLocati... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z13mergeLocationPK6short2PfS2_if
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if
.globl _Z13mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if
.p2align 8
.type _Z13mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if,@function
_Z13mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if:
s_clause 0x1
s_loa... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000f8452_00000000-6_mergeLocation.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8,... | .text
.file "mergeLocation.hip"
.globl _Z28__device_stub__mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if # -- Begin function _Z28__device_stub__mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if
.p2align 4, 0x90
.type _Z28__device_stub__mergeLocationPK15HIP_vector_typeIsLj2EEPfS3_if,@function
_Z28__device_stub__mergeLocati... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <math.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void my_first_kernel(float *x) {
int tid = threadIdx.x + blockIdx.x * blockDim.x;
x[tid] = float(threadIdx.x);
}
int main() {
float *h_ptr, *d_ptr;
int blocks, threads, size, n;
blocks = 2;
threads = 8;
size = blocks * threads;
h_pt... | code for sm_80
Function : _Z15my_first_kernelPf
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x000e220000002100 */
/*00... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <math.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void my_first_kernel(float *x) {
int tid = threadIdx.x + blockIdx.x * blockDim.x;
x[tid] = float(threadIdx.x);
}
int main() {
float *h_ptr, *d_ptr;
int blocks, threads, size, n;
blocks = 2;
threads = 8;
size = blocks * threads;
h_pt... | .file "tmpxft_000f8987_00000000-6_first.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <math.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void my_first_kernel(float *x) {
int tid = threadIdx.x + blockIdx.x * blockDim.x;
x[tid] = float(threadIdx.x);
}
int main() {
float *h_ptr, *d_ptr;
int blocks, threads, size, n;
blocks = 2;
threads = 8;
size = blocks * threads;
h_pt... | #include <hip/hip_runtime.h>
#include <math.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void my_first_kernel(float *x) {
int tid = threadIdx.x + blockIdx.x * blockDim.x;
x[tid] = float(threadIdx.x);
}
int main() {
float *h_ptr, *d_ptr;
int blocks, threads, size, n;
blocks = 2;
threads = 8;
... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <math.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void my_first_kernel(float *x) {
int tid = threadIdx.x + blockIdx.x * blockDim.x;
x[tid] = float(threadIdx.x);
}
int main() {
float *h_ptr, *d_ptr;
int blocks, threads, size, n;
blocks = 2;
threads = 8;
... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z15my_first_kernelPf
.globl _Z15my_first_kernelPf
.p2align 8
.type _Z15my_first_kernelPf,@function
_Z15my_first_kernelPf:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x14
s_load_b64 s[0:1], s[0:1], 0x0
v_cvt_f32_u32_e32 v3, v0
s_waitcnt lgkmcnt(... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <math.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void my_first_kernel(float *x) {
int tid = threadIdx.x + blockIdx.x * blockDim.x;
x[tid] = float(threadIdx.x);
}
int main() {
float *h_ptr, *d_ptr;
int blocks, threads, size, n;
blocks = 2;
threads = 8;
... | .text
.file "first.hip"
.globl _Z30__device_stub__my_first_kernelPf # -- Begin function _Z30__device_stub__my_first_kernelPf
.p2align 4, 0x90
.type _Z30__device_stub__my_first_kernelPf,@function
_Z30__device_stub__my_first_kernelPf: # @_Z30__device_stub__my_first_kernelPf
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_d... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z15my_first_kernelPf
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x000e220000002100 */
/*00... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z15my_first_kernelPf
.globl _Z15my_first_kernelPf
.p2align 8
.type _Z15my_first_kernelPf,@function
_Z15my_first_kernelPf:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x14
s_load_b64 s[0:1], s[0:1], 0x0
v_cvt_f32_u32_e32 v3, v0
s_waitcnt lgkmcnt(... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000f8987_00000000-6_first.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... | .text
.file "first.hip"
.globl _Z30__device_stub__my_first_kernelPf # -- Begin function _Z30__device_stub__my_first_kernelPf
.p2align 4, 0x90
.type _Z30__device_stub__my_first_kernelPf,@function
_Z30__device_stub__my_first_kernelPf: # @_Z30__device_stub__my_first_kernelPf
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_d... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
#define iceil(num, den) (num + den - 1) / den
#define ARRAY_SIZE 20 //must be an even number; this number/2 = number of points //sets random array and constant mem size
//#define BIN 100 //divides the grid into square bins to vote on. perfect square value
#define NUM_LINES 4 //top X voted lines. P... | code for sm_80
Function : _Z11kernelHoughiPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e2200... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
#define iceil(num, den) (num + den - 1) / den
#define ARRAY_SIZE 20 //must be an even number; this number/2 = number of points //sets random array and constant mem size
//#define BIN 100 //divides the grid into square bins to vote on. perfect square value
#define NUM_LINES 4 //top X voted lines. P... | .file "tmpxft_0005aa5b_00000000-6_kernelHough.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
#define iceil(num, den) (num + den - 1) / den
#define ARRAY_SIZE 20 //must be an even number; this number/2 = number of points //sets random array and constant mem size
//#define BIN 100 //divides the grid into square bins to vote on. perfect square value
#define NUM_LINES 4 //top X voted lines. P... | #include <hip/hip_runtime.h>
#include "includes.h"
#define iceil(num, den) (num + den - 1) / den
#define ARRAY_SIZE 20 //must be an even number; this number/2 = number of points //sets random array and constant mem size
//#define BIN 100 //divides the grid into square bins to vote on. perfect square value
#define NUM_L... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
#define iceil(num, den) (num + den - 1) / den
#define ARRAY_SIZE 20 //must be an even number; this number/2 = number of points //sets random array and constant mem size
//#define BIN 100 //divides the grid into square bins to vote on. perfect square value
#define NUM_L... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11kernelHoughiPi
.globl _Z11kernelHoughiPi
.p2align 8
.type _Z11kernelHoughiPi,@function
_Z11kernelHoughiPi:
s_load_b32 s2, s[0:1], 0x1c
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu instid0(SALU_CYCLE_1) | instskip(SK... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
#define iceil(num, den) (num + den - 1) / den
#define ARRAY_SIZE 20 //must be an even number; this number/2 = number of points //sets random array and constant mem size
//#define BIN 100 //divides the grid into square bins to vote on. perfect square value
#define NUM_L... | .text
.file "kernelHough.hip"
.globl _Z26__device_stub__kernelHoughiPi # -- Begin function _Z26__device_stub__kernelHoughiPi
.p2align 4, 0x90
.type _Z26__device_stub__kernelHoughiPi,@function
_Z26__device_stub__kernelHoughiPi: # @_Z26__device_stub__kernelHoughiPi
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z11kernelHoughiPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e2200... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11kernelHoughiPi
.globl _Z11kernelHoughiPi
.p2align 8
.type _Z11kernelHoughiPi,@function
_Z11kernelHoughiPi:
s_load_b32 s2, s[0:1], 0x1c
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu instid0(SALU_CYCLE_1) | instskip(SK... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0005aa5b_00000000-6_kernelHough.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... | .text
.file "kernelHough.hip"
.globl _Z26__device_stub__kernelHoughiPi # -- Begin function _Z26__device_stub__kernelHoughiPi
.p2align 4, 0x90
.type _Z26__device_stub__kernelHoughiPi,@function
_Z26__device_stub__kernelHoughiPi: # @_Z26__device_stub__kernelHoughiPi
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | __global__ void Sample1Kernel(float *d_A, float *d_B, float *d_C) {
// Step 1. 自身のCUDAスレッドIDを計算する
int thread_id = blockDim.x * blockIdx.x + threadIdx.x;
// Step 2. CUDAスレッドIDを用いてグローバルメモリからデータを読み込み，計算する
d_C[thread_id] = d_A[thread_id] + d_B[thread_id];
}
__host__ void Sample1Host(float *h_A, float *h_B, float *h_C, int ... | code for sm_80
Function : _Z13Sample1KernelPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e220000002500 */
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | __global__ void Sample1Kernel(float *d_A, float *d_B, float *d_C) {
// Step 1. 自身のCUDAスレッドIDを計算する
int thread_id = blockDim.x * blockIdx.x + threadIdx.x;
// Step 2. CUDAスレッドIDを用いてグローバルメモリからデータを読み込み，計算する
d_C[thread_id] = d_A[thread_id] + d_B[thread_id];
}
__host__ void Sample1Host(float *h_A, float *h_B, float *h_C, int ... | .file "tmpxft_000778e8_00000000-6_sample1_kernel_time.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
ad... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | __global__ void Sample1Kernel(float *d_A, float *d_B, float *d_C) {
// Step 1. 自身のCUDAスレッドIDを計算する
int thread_id = blockDim.x * blockIdx.x + threadIdx.x;
// Step 2. CUDAスレッドIDを用いてグローバルメモリからデータを読み込み，計算する
d_C[thread_id] = d_A[thread_id] + d_B[thread_id];
}
__host__ void Sample1Host(float *h_A, float *h_B, float *h_C, int ... | #include <hip/hip_runtime.h>
__global__ void Sample1Kernel(float *d_A, float *d_B, float *d_C) {
// Step 1. 自身のCUDAスレッドIDを計算する
int thread_id = blockDim.x * blockIdx.x + threadIdx.x;
// Step 2. CUDAスレッドIDを用いてグローバルメモリからデータを読み込み，計算する
d_C[thread_id] = d_A[thread_id] + d_B[thread_id];
}
__host__ void Sample1Host(float *h_A,... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
__global__ void Sample1Kernel(float *d_A, float *d_B, float *d_C) {
// Step 1. 自身のCUDAスレッドIDを計算する
int thread_id = blockDim.x * blockIdx.x + threadIdx.x;
// Step 2. CUDAスレッドIDを用いてグローバルメモリからデータを読み込み，計算する
d_C[thread_id] = d_A[thread_id] + d_B[thread_id];
}
__host__ void Sample1Host(float *h_A,... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13Sample1KernelPfS_S_
.globl _Z13Sample1KernelPfS_S_
.p2align 8
.type _Z13Sample1KernelPfS_S_,@function
_Z13Sample1KernelPfS_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x24
s_load_b128 s[4:7], s[0:1], 0x0
s_load_b64 s[0:1], s[0:1], 0x10
s_wait... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
__global__ void Sample1Kernel(float *d_A, float *d_B, float *d_C) {
// Step 1. 自身のCUDAスレッドIDを計算する
int thread_id = blockDim.x * blockIdx.x + threadIdx.x;
// Step 2. CUDAスレッドIDを用いてグローバルメモリからデータを読み込み，計算する
d_C[thread_id] = d_A[thread_id] + d_B[thread_id];
}
__host__ void Sample1Host(float *h_A,... | .text
.file "sample1_kernel_time.hip"
.globl _Z28__device_stub__Sample1KernelPfS_S_ # -- Begin function _Z28__device_stub__Sample1KernelPfS_S_
.p2align 4, 0x90
.type _Z28__device_stub__Sample1KernelPfS_S_,@function
_Z28__device_stub__Sample1KernelPfS_S_: # @_Z28__device_stub__Sample1KernelPfS_S_
.cfi_startproc
# %bb.0:... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z13Sample1KernelPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e220000002500 */
... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13Sample1KernelPfS_S_
.globl _Z13Sample1KernelPfS_S_
.p2align 8
.type _Z13Sample1KernelPfS_S_,@function
_Z13Sample1KernelPfS_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x24
s_load_b128 s[4:7], s[0:1], 0x0
s_load_b64 s[0:1], s[0:1], 0x10
s_wait... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000778e8_00000000-6_sample1_kernel_time.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
ad... | .text
.file "sample1_kernel_time.hip"
.globl _Z28__device_stub__Sample1KernelPfS_S_ # -- Begin function _Z28__device_stub__Sample1KernelPfS_S_
.p2align 4, 0x90
.type _Z28__device_stub__Sample1KernelPfS_S_,@function
_Z28__device_stub__Sample1KernelPfS_S_: # @_Z28__device_stub__Sample1KernelPfS_S_
.cfi_startproc
# %bb.0:... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.