system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <cuda_runtime_api.h>
__global__ void empty()
{
return;
}
int main()
{
dim3 gridSize = dim3(1, 1, 1);
dim3 blockSize = dim3(1, 1, 1);
empty<<<gridSize, blockSize>>>();
printf("Hello World\n");
return 0;
} | code for sm_80
Function : _Z5emptyv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea0003800000 */
/*0020*/ BRA 0x20; /* 0xffff... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <cuda_runtime_api.h>
__global__ void empty()
{
return;
}
int main()
{
dim3 gridSize = dim3(1, 1, 1);
dim3 blockSize = dim3(1, 1, 1);
empty<<<gridSize, blockSize>>>();
printf("Hello World\n");
return 0;
} | .file "tmpxft_0003c9e4_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <cuda_runtime_api.h>
__global__ void empty()
{
return;
}
int main()
{
dim3 gridSize = dim3(1, 1, 1);
dim3 blockSize = dim3(1, 1, 1);
empty<<<gridSize, blockSize>>>();
printf("Hello World\n");
return 0;
} | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <hip/hip_runtime_api.h>
__global__ void empty()
{
return;
}
int main()
{
dim3 gridSize = dim3(1, 1, 1);
dim3 blockSize = dim3(1, 1, 1);
empty<<<gridSize, blockSize>>>();
printf("Hello World\n");
return 0;
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <hip/hip_runtime_api.h>
__global__ void empty()
{
return;
}
int main()
{
dim3 gridSize = dim3(1, 1, 1);
dim3 blockSize = dim3(1, 1, 1);
empty<<<gridSize, blockSize>>>();
printf("Hello World\n");
return 0;
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z5emptyv
.globl _Z5emptyv
.p2align 8
.type _Z5emptyv,@function
_Z5emptyv:
s_endpgm
.section .rodata,"a",@progbits
.p2align 6, 0x0
.amdhsa_kernel _Z5emptyv
.amdhsa_group_segment_fixed_size 0
.amdhsa_private_segme... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <hip/hip_runtime_api.h>
__global__ void empty()
{
return;
}
int main()
{
dim3 gridSize = dim3(1, 1, 1);
dim3 blockSize = dim3(1, 1, 1);
empty<<<gridSize, blockSize>>>();
printf("Hello World\n");
return 0;
} | .text
.file "main.hip"
.globl _Z20__device_stub__emptyv # -- Begin function _Z20__device_stub__emptyv
.p2align 4, 0x90
.type _Z20__device_stub__emptyv,@function
_Z20__device_stub__emptyv: # @_Z20__device_stub__emptyv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
leaq 32(%rsp), %rdi
le... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z5emptyv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea0003800000 */
/*0020*/ BRA 0x20; /* 0xffff... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z5emptyv
.globl _Z5emptyv
.p2align 8
.type _Z5emptyv,@function
_Z5emptyv:
s_endpgm
.section .rodata,"a",@progbits
.p2align 6, 0x0
.amdhsa_kernel _Z5emptyv
.amdhsa_group_segment_fixed_size 0
.amdhsa_private_segme... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0003c9e4_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "main.hip"
.globl _Z20__device_stub__emptyv # -- Begin function _Z20__device_stub__emptyv
.p2align 4, 0x90
.type _Z20__device_stub__emptyv,@function
_Z20__device_stub__emptyv: # @_Z20__device_stub__emptyv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
leaq 32(%rsp), %rdi
le... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <errno.h>
#include <fcntl.h>
#include <signal.h>
#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include <unistd.h>
#include <cuda_runtime.h>
#include <curand.h>
#include <curand_kernel.h>
// Controls the number of threads per block to use.
#define DEFAULT_BLOC... | #include <errno.h>
#include <fcntl.h>
#include <signal.h>
#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include <unistd.h>
#include <hip/hip_runtime.h>
#include <hiprand/hiprand.h>
#include <hiprand/hiprand_kernel.h>
// Controls the number of threads per block to use.... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <stdlib.h>
#include <time.h>
#define N 4096
#define N_2 N*N
#define BLOCK_SIZE 32
float a[N_2], b[N_2];
float c[N_2];
__global__ void mm_kernel(float* A, float* B, float* C) {
int col = blockIdx.x * blockDim.x + threadIdx.x;
int row = blockIdx.y * blockDim.y + threadIdx.y;
if (row < N && col... | code for sm_80
Function : _Z9mm_kernelPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e280000002500 */
/*002... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <stdlib.h>
#include <time.h>
#define N 4096
#define N_2 N*N
#define BLOCK_SIZE 32
float a[N_2], b[N_2];
float c[N_2];
__global__ void mm_kernel(float* A, float* B, float* C) {
int col = blockIdx.x * blockDim.x + threadIdx.x;
int row = blockIdx.y * blockDim.y + threadIdx.y;
if (row < N && col... | .file "tmpxft_000b790c_00000000-6_mm_1.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <stdlib.h>
#include <time.h>
#define N 4096
#define N_2 N*N
#define BLOCK_SIZE 32
float a[N_2], b[N_2];
float c[N_2];
__global__ void mm_kernel(float* A, float* B, float* C) {
int col = blockIdx.x * blockDim.x + threadIdx.x;
int row = blockIdx.y * blockDim.y + threadIdx.y;
if (row < N && col... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#define N 4096
#define N_2 N*N
#define BLOCK_SIZE 32
float a[N_2], b[N_2];
float c[N_2];
__global__ void mm_kernel(float* A, float* B, float* C) {
int col = blockIdx.x * blockDim.x + threadIdx.x;
int row = blockIdx.y * blockDim.y + th... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#define N 4096
#define N_2 N*N
#define BLOCK_SIZE 32
float a[N_2], b[N_2];
float c[N_2];
__global__ void mm_kernel(float* A, float* B, float* C) {
int col = blockIdx.x * blockDim.x + threadIdx.x;
int row = blockIdx.y * blockDim.y + th... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9mm_kernelPfS_S_
.globl _Z9mm_kernelPfS_S_
.p2align 8
.type _Z9mm_kernelPfS_S_,@function
_Z9mm_kernelPfS_S_:
s_load_b32 s2, s[0:1], 0x24
v_and_b32_e32 v2, 0x3ff, v0
v_bfe_u32 v3, v0, 10, 10
s_waitcnt lgkmcnt(0)
s_and_b32 s3, s2, 0... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#define N 4096
#define N_2 N*N
#define BLOCK_SIZE 32
float a[N_2], b[N_2];
float c[N_2];
__global__ void mm_kernel(float* A, float* B, float* C) {
int col = blockIdx.x * blockDim.x + threadIdx.x;
int row = blockIdx.y * blockDim.y + th... | .text
.file "mm_1.hip"
.globl _Z24__device_stub__mm_kernelPfS_S_ # -- Begin function _Z24__device_stub__mm_kernelPfS_S_
.p2align 4, 0x90
.type _Z24__device_stub__mm_kernelPfS_S_,@function
_Z24__device_stub__mm_kernelPfS_S_: # @_Z24__device_stub__mm_kernelPfS_S_
.cfi_startproc
# %bb.0:
subq $104, %rsp
.cfi_def_cfa_o... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z9mm_kernelPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e280000002500 */
/*002... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9mm_kernelPfS_S_
.globl _Z9mm_kernelPfS_S_
.p2align 8
.type _Z9mm_kernelPfS_S_,@function
_Z9mm_kernelPfS_S_:
s_load_b32 s2, s[0:1], 0x24
v_and_b32_e32 v2, 0x3ff, v0
v_bfe_u32 v3, v0, 10, 10
s_waitcnt lgkmcnt(0)
s_and_b32 s3, s2, 0... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000b790c_00000000-6_mm_1.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "mm_1.hip"
.globl _Z24__device_stub__mm_kernelPfS_S_ # -- Begin function _Z24__device_stub__mm_kernelPfS_S_
.p2align 4, 0x90
.type _Z24__device_stub__mm_kernelPfS_S_,@function
_Z24__device_stub__mm_kernelPfS_S_: # @_Z24__device_stub__mm_kernelPfS_S_
.cfi_startproc
# %bb.0:
subq $104, %rsp
.cfi_def_cfa_o... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // Author: Rajiur Rahman ( rajiurrahman.bd@gmail.com )
// Department of Computer Science, Wayne State University
// knn implemented for GPU.
// have to provide training data, trianing data label, test data, test data label in separate text files. All the files should be ' ' space separated.
/* Instruction for compili... | .file "tmpxft_00191705_00000000-6_knn_new.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2088:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // Author: Rajiur Rahman ( rajiurrahman.bd@gmail.com )
// Department of Computer Science, Wayne State University
// knn implemented for GPU.
// have to provide training data, trianing data label, test data, test data label in separate text files. All the files should be ' ' space separated.
/* Instruction for compili... | // Author: Rajiur Rahman ( rajiurrahman.bd@gmail.com )
// Department of Computer Science, Wayne State University
// knn implemented for GPU.
// have to provide training data, trianing data label, test data, test data label in separate text files. All the files should be ' ' space separated.
/* Instruction for compili... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | // Author: Rajiur Rahman ( rajiurrahman.bd@gmail.com )
// Department of Computer Science, Wayne State University
// knn implemented for GPU.
// have to provide training data, trianing data label, test data, test data label in separate text files. All the files should be ' ' space separated.
/* Instruction for compili... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z27calculate_similarity_matrixPfS_S_iii
.globl _Z27calculate_similarity_matrixPfS_S_iii
.p2align 8
.type _Z27calculate_similarity_matrixPfS_S_iii,@function
_Z27calculate_similarity_matrixPfS_S_iii:
s_load_b32 s10, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_cmp_lt... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | // Author: Rajiur Rahman ( rajiurrahman.bd@gmail.com )
// Department of Computer Science, Wayne State University
// knn implemented for GPU.
// have to provide training data, trianing data label, test data, test data label in separate text files. All the files should be ' ' space separated.
/* Instruction for compili... | .text
.file "knn_new.hip"
.globl _Z42__device_stub__calculate_similarity_matrixPfS_S_iii # -- Begin function _Z42__device_stub__calculate_similarity_matrixPfS_S_iii
.p2align 4, 0x90
.type _Z42__device_stub__calculate_similarity_matrixPfS_S_iii,@function
_Z42__device_stub__calculate_similarity_matrixPfS_S_iii: # @_Z42__... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<stdio.h>
#include<cuda.h>
__global__ void dkernel()
{
printf("Hello World! \n");
}
int main()
{
dkernel<<<1, 32>>>(); //32 threads within 1 thread block
cudaDeviceSynchronize();
return 0;
} | code for sm_80
Function : _Z7dkernelv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ MOV R0, 0x0 ; /* 0x0000000000007802 */
/* 0x000fe20000000f00 */
/*... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
#include<cuda.h>
__global__ void dkernel()
{
printf("Hello World! \n");
}
int main()
{
dkernel<<<1, 32>>>(); //32 threads within 1 thread block
cudaDeviceSynchronize();
return 0;
} | .file "tmpxft_00101ebe_00000000-6_helloWorldParallel1.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
ad... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<stdio.h>
#include<cuda.h>
__global__ void dkernel()
{
printf("Hello World! \n");
}
int main()
{
dkernel<<<1, 32>>>(); //32 threads within 1 thread block
cudaDeviceSynchronize();
return 0;
} | #include<stdio.h>
#include<hip/hip_runtime.h>
__global__ void dkernel()
{
printf("Hello World! \n");
}
int main()
{
dkernel<<<1, 32>>>(); //32 threads within 1 thread block
hipDeviceSynchronize();
return 0;
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include<stdio.h>
#include<hip/hip_runtime.h>
__global__ void dkernel()
{
printf("Hello World! \n");
}
int main()
{
dkernel<<<1, 32>>>(); //32 threads within 1 thread block
hipDeviceSynchronize();
return 0;
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7dkernelv
.globl _Z7dkernelv
.p2align 8
.type _Z7dkernelv,@function
_Z7dkernelv:
s_load_b64 s[2:3], s[0:1], 0x50
v_mbcnt_lo_u32_b32 v20, -1, 0
v_mov_b32_e32 v6, 0
s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include<stdio.h>
#include<hip/hip_runtime.h>
__global__ void dkernel()
{
printf("Hello World! \n");
}
int main()
{
dkernel<<<1, 32>>>(); //32 threads within 1 thread block
hipDeviceSynchronize();
return 0;
} | .text
.file "helloWorldParallel1.hip"
.globl _Z22__device_stub__dkernelv # -- Begin function _Z22__device_stub__dkernelv
.p2align 4, 0x90
.type _Z22__device_stub__dkernelv,@function
_Z22__device_stub__dkernelv: # @_Z22__device_stub__dkernelv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
l... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z7dkernelv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ MOV R0, 0x0 ; /* 0x0000000000007802 */
/* 0x000fe20000000f00 */
/*... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7dkernelv
.globl _Z7dkernelv
.p2align 8
.type _Z7dkernelv,@function
_Z7dkernelv:
s_load_b64 s[2:3], s[0:1], 0x50
v_mbcnt_lo_u32_b32 v20, -1, 0
v_mov_b32_e32 v6, 0
s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | ... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00101ebe_00000000-6_helloWorldParallel1.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
ad... | .text
.file "helloWorldParallel1.hip"
.globl _Z22__device_stub__dkernelv # -- Begin function _Z22__device_stub__dkernelv
.p2align 4, 0x90
.type _Z22__device_stub__dkernelv,@function
_Z22__device_stub__dkernelv: # @_Z22__device_stub__dkernelv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
l... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | __global__ void interp3_cuda(
float * vOutput,
int nPoints,
int xSize,
int ySize,
int zSize,
float * gridX,
float * gridY,
float * gridZ,
float * vInput,
float * xInterp,
float * yInterp,
float * zInterp)
{
int idx = blockDim.x * (gridDim.x * blockIdx.y + blockIdx.x) + threadIdx.x;
if (idx >= nPoints)
{
return;
}
floa... | code for sm_80
Function : _Z12interp3_cudaPfiiiiS_S_S_S_S_S_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.Y ; /* 0x000000000000791... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | __global__ void interp3_cuda(
float * vOutput,
int nPoints,
int xSize,
int ySize,
int zSize,
float * gridX,
float * gridY,
float * gridZ,
float * vInput,
float * xInterp,
float * yInterp,
float * zInterp)
{
int idx = blockDim.x * (gridDim.x * blockIdx.y + blockIdx.x) + threadIdx.x;
if (idx >= nPoints)
{
return;
}
floa... | .file "tmpxft_0005febb_00000000-6_interp3_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, ... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | __global__ void interp3_cuda(
float * vOutput,
int nPoints,
int xSize,
int ySize,
int zSize,
float * gridX,
float * gridY,
float * gridZ,
float * vInput,
float * xInterp,
float * yInterp,
float * zInterp)
{
int idx = blockDim.x * (gridDim.x * blockIdx.y + blockIdx.x) + threadIdx.x;
if (idx >= nPoints)
{
return;
}
floa... | #include <hip/hip_runtime.h>
__global__ void interp3_cuda(
float * vOutput,
int nPoints,
int xSize,
int ySize,
int zSize,
float * gridX,
float * gridY,
float * gridZ,
float * vInput,
float * xInterp,
float * yInterp,
float * zInterp)
{
int idx = blockDim.x * (gridDim.x * blockIdx.y + blockIdx.x) + threadIdx.x;
if (idx ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
__global__ void interp3_cuda(
float * vOutput,
int nPoints,
int xSize,
int ySize,
int zSize,
float * gridX,
float * gridY,
float * gridZ,
float * vInput,
float * xInterp,
float * yInterp,
float * zInterp)
{
int idx = blockDim.x * (gridDim.x * blockIdx.y + blockIdx.x) + threadIdx.x;
if (idx ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12interp3_cudaPfiiiiS_S_S_S_S_S_S_
.globl _Z12interp3_cudaPfiiiiS_S_S_S_S_S_S_
.p2align 8
.type _Z12interp3_cudaPfiiiiS_S_S_S_S_S_S_,@function
_Z12interp3_cudaPfiiiiS_S_S_S_S_S_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x50
s_load_b32 s3, s[0:1], 0x5c
s_l... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
__global__ void interp3_cuda(
float * vOutput,
int nPoints,
int xSize,
int ySize,
int zSize,
float * gridX,
float * gridY,
float * gridZ,
float * vInput,
float * xInterp,
float * yInterp,
float * zInterp)
{
int idx = blockDim.x * (gridDim.x * blockIdx.y + blockIdx.x) + threadIdx.x;
if (idx ... | .text
.file "interp3_cuda.hip"
.globl _Z27__device_stub__interp3_cudaPfiiiiS_S_S_S_S_S_S_ # -- Begin function _Z27__device_stub__interp3_cudaPfiiiiS_S_S_S_S_S_S_
.p2align 4, 0x90
.type _Z27__device_stub__interp3_cudaPfiiiiS_S_S_S_S_S_S_,@function
_Z27__device_stub__interp3_cudaPfiiiiS_S_S_S_S_S_S_: # @_Z27__device_stub... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0005febb_00000000-6_interp3_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, ... | .text
.file "interp3_cuda.hip"
.globl _Z27__device_stub__interp3_cudaPfiiiiS_S_S_S_S_S_S_ # -- Begin function _Z27__device_stub__interp3_cudaPfiiiiS_S_S_S_S_S_S_
.p2align 4, 0x90
.type _Z27__device_stub__interp3_cudaPfiiiiS_S_S_S_S_S_S_,@function
_Z27__device_stub__interp3_cudaPfiiiiS_S_S_S_S_S_S_: # @_Z27__device_stub... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void update_disp_veloc_kernel(float * displ, float * veloc, float * accel, const int size, const float deltat, const float deltatsqover2, const float deltatover2){
int id;
id = threadIdx.x + (blockIdx.x) * (blockDim.x) + (blockIdx.y) * ((gridDim.x) * (blockDim.x));
if (id < size) {
disp... | code for sm_80
Function : _Z24update_disp_veloc_kernelPfS_S_ifff
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.Y ; /* 0x0000000000007919 */
/* 0x000e2... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void update_disp_veloc_kernel(float * displ, float * veloc, float * accel, const int size, const float deltat, const float deltatsqover2, const float deltatover2){
int id;
id = threadIdx.x + (blockIdx.x) * (blockDim.x) + (blockIdx.y) * ((gridDim.x) * (blockDim.x));
if (id < size) {
disp... | .file "tmpxft_00121140_00000000-6_update_disp_veloc_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@P... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void update_disp_veloc_kernel(float * displ, float * veloc, float * accel, const int size, const float deltat, const float deltatsqover2, const float deltatover2){
int id;
id = threadIdx.x + (blockIdx.x) * (blockDim.x) + (blockIdx.y) * ((gridDim.x) * (blockDim.x));
if (id < size) {
disp... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void update_disp_veloc_kernel(float * displ, float * veloc, float * accel, const int size, const float deltat, const float deltatsqover2, const float deltatover2){
int id;
id = threadIdx.x + (blockIdx.x) * (blockDim.x) + (blockIdx.y) * ((gridDim.x) * (blockD... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void update_disp_veloc_kernel(float * displ, float * veloc, float * accel, const int size, const float deltat, const float deltatsqover2, const float deltatover2){
int id;
id = threadIdx.x + (blockIdx.x) * (blockDim.x) + (blockIdx.y) * ((gridDim.x) * (blockD... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z24update_disp_veloc_kernelPfS_S_ifff
.globl _Z24update_disp_veloc_kernelPfS_S_ifff
.p2align 8
.type _Z24update_disp_veloc_kernelPfS_S_ifff,@function
_Z24update_disp_veloc_kernelPfS_S_ifff:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x28
s_load_b32 s3, s[0:1], 0x... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void update_disp_veloc_kernel(float * displ, float * veloc, float * accel, const int size, const float deltat, const float deltatsqover2, const float deltatover2){
int id;
id = threadIdx.x + (blockIdx.x) * (blockDim.x) + (blockIdx.y) * ((gridDim.x) * (blockD... | .text
.file "update_disp_veloc_kernel.hip"
.globl _Z39__device_stub__update_disp_veloc_kernelPfS_S_ifff # -- Begin function _Z39__device_stub__update_disp_veloc_kernelPfS_S_ifff
.p2align 4, 0x90
.type _Z39__device_stub__update_disp_veloc_kernelPfS_S_ifff,@function
_Z39__device_stub__update_disp_veloc_kernelPfS_S_ifff: ... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z24update_disp_veloc_kernelPfS_S_ifff
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.Y ; /* 0x0000000000007919 */
/* 0x000e2... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z24update_disp_veloc_kernelPfS_S_ifff
.globl _Z24update_disp_veloc_kernelPfS_S_ifff
.p2align 8
.type _Z24update_disp_veloc_kernelPfS_S_ifff,@function
_Z24update_disp_veloc_kernelPfS_S_ifff:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x28
s_load_b32 s3, s[0:1], 0x... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00121140_00000000-6_update_disp_veloc_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@P... | .text
.file "update_disp_veloc_kernel.hip"
.globl _Z39__device_stub__update_disp_veloc_kernelPfS_S_ifff # -- Begin function _Z39__device_stub__update_disp_veloc_kernelPfS_S_ifff
.p2align 4, 0x90
.type _Z39__device_stub__update_disp_veloc_kernelPfS_S_ifff,@function
_Z39__device_stub__update_disp_veloc_kernelPfS_S_ifff: ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <iostream>
#include <vector>
#define N 60000
using namespace std;
__global__ void add( float *a, float *b, float *c )
{
int tid = blockIdx.x;
if ( tid < N )
c[ tid ] = a[ tid ] + b[ tid ];
}
int main ( void )
{
//host vectors
vector < float > firstVec( N, 1.11f );
vector < float > secondVec( N, 3.01f );
vector... | code for sm_80
Function : _Z3addPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e240000002500 */
/*0020*/ IS... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <iostream>
#include <vector>
#define N 60000
using namespace std;
__global__ void add( float *a, float *b, float *c )
{
int tid = blockIdx.x;
if ( tid < N )
c[ tid ] = a[ tid ] + b[ tid ];
}
int main ( void )
{
//host vectors
vector < float > firstVec( N, 1.11f );
vector < float > secondVec( N, 3.01f );
vector... | .file "tmpxft_0004b599_00000000-6_vecSum.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB4035:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnr... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <iostream>
#include <vector>
#define N 60000
using namespace std;
__global__ void add( float *a, float *b, float *c )
{
int tid = blockIdx.x;
if ( tid < N )
c[ tid ] = a[ tid ] + b[ tid ];
}
int main ( void )
{
//host vectors
vector < float > firstVec( N, 1.11f );
vector < float > secondVec( N, 3.01f );
vector... | #include <hip/hip_runtime.h>
#include <iostream>
#include <vector>
#define N 60000
using namespace std;
__global__ void add( float *a, float *b, float *c )
{
int tid = blockIdx.x;
if ( tid < N )
c[ tid ] = a[ tid ] + b[ tid ];
}
int main ( void )
{
//host vectors
vector < float > firstVec( N, 1.11f );
vector < float > ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <iostream>
#include <vector>
#define N 60000
using namespace std;
__global__ void add( float *a, float *b, float *c )
{
int tid = blockIdx.x;
if ( tid < N )
c[ tid ] = a[ tid ] + b[ tid ];
}
int main ( void )
{
//host vectors
vector < float > firstVec( N, 1.11f );
vector < float > ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z3addPfS_S_
.globl _Z3addPfS_S_
.p2align 8
.type _Z3addPfS_S_,@function
_Z3addPfS_S_:
s_cmp_gt_i32 s15, 0xea5f
s_cbranch_scc1 .LBB0_2
s_load_b128 s[4:7], s[0:1], 0x0
s_mov_b32 s2, s15
s_ashr_i32 s3, s15, 31
s_load_b64 s... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <iostream>
#include <vector>
#define N 60000
using namespace std;
__global__ void add( float *a, float *b, float *c )
{
int tid = blockIdx.x;
if ( tid < N )
c[ tid ] = a[ tid ] + b[ tid ];
}
int main ( void )
{
//host vectors
vector < float > firstVec( N, 1.11f );
vector < float > ... | .text
.file "vecSum.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z18__device_stub__addPfS_S_ # -- Begin function _Z18__device_stub__addPfS_S_
.p2align 4, 0x90
.t... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z3addPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e240000002500 */
/*0020*/ IS... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z3addPfS_S_
.globl _Z3addPfS_S_
.p2align 8
.type _Z3addPfS_S_,@function
_Z3addPfS_S_:
s_cmp_gt_i32 s15, 0xea5f
s_cbranch_scc1 .LBB0_2
s_load_b128 s[4:7], s[0:1], 0x0
s_mov_b32 s2, s15
s_ashr_i32 s3, s15, 31
s_load_b64 s... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0004b599_00000000-6_vecSum.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB4035:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnr... | .text
.file "vecSum.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z18__device_stub__addPfS_S_ # -- Begin function _Z18__device_stub__addPfS_S_
.p2align 4, 0x90
.t... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <stdlib.h>
__global__ void testKernel(int param){
printf("%d, %d\n", threadIdx.x, param);
}
int main(void){
// initialize cuPrintf
int N = 3;
int a = 456;
dim3 threadsPerBlock(N, N);
printf("init\n");
testKernel<<<1,threadsPerBlock>>>(a);
return 0;
} | code for sm_80
Function : _Z10testKerneli
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc800078e00ff */
/*0010*/ S2R R8, SR_TID.X ; /* 0x0000000000087919 */
/* 0x000e220000002... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <stdlib.h>
__global__ void testKernel(int param){
printf("%d, %d\n", threadIdx.x, param);
}
int main(void){
// initialize cuPrintf
int N = 3;
int a = 456;
dim3 threadsPerBlock(N, N);
printf("init\n");
testKernel<<<1,threadsPerBlock>>>(a);
return 0;
} | .file "tmpxft_000dd8bf_00000000-6_test.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <stdlib.h>
__global__ void testKernel(int param){
printf("%d, %d\n", threadIdx.x, param);
}
int main(void){
// initialize cuPrintf
int N = 3;
int a = 456;
dim3 threadsPerBlock(N, N);
printf("init\n");
testKernel<<<1,threadsPerBlock>>>(a);
return 0;
} | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
__global__ void testKernel(int param){
printf("%d, %d\n", threadIdx.x, param);
}
int main(void){
// initialize cuPrintf
int N = 3;
int a = 456;
dim3 threadsPerBlock(N, N);
printf("init\n");
testKernel<<<1,threadsPerBlock>>>(a);
return 0;
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
__global__ void testKernel(int param){
printf("%d, %d\n", threadIdx.x, param);
}
int main(void){
// initialize cuPrintf
int N = 3;
int a = 456;
dim3 threadsPerBlock(N, N);
printf("init\n");
testKernel<<<1,threadsPerBlock>>>(a);
return 0;
} | .text
.file "test.hip"
.globl _Z25__device_stub__testKerneli # -- Begin function _Z25__device_stub__testKerneli
.p2align 4, 0x90
.type _Z25__device_stub__testKerneli,@function
_Z25__device_stub__testKerneli: # @_Z25__device_stub__testKerneli
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_offset 80
movl %e... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000dd8bf_00000000-6_test.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "test.hip"
.globl _Z25__device_stub__testKerneli # -- Begin function _Z25__device_stub__testKerneli
.p2align 4, 0x90
.type _Z25__device_stub__testKerneli,@function
_Z25__device_stub__testKerneli: # @_Z25__device_stub__testKerneli
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_offset 80
movl %e... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | ///
/// \file multiply_kernel.cuh
/// \brief This file provide different kernel function definations \
/// of matrix multiply. a is M*K, b is K*N. c = a*b, c is M*N.
///
/// \author Rudan Chen
/// \date 2016-01-21
__global__ void kComputeMatMultiply_v1(const float *a, const float *b, \
float *c, const int M, const int ... | .file "tmpxft_000be037_00000000-6_multiply_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | ///
/// \file multiply_kernel.cuh
/// \brief This file provide different kernel function definations \
/// of matrix multiply. a is M*K, b is K*N. c = a*b, c is M*N.
///
/// \author Rudan Chen
/// \date 2016-01-21
__global__ void kComputeMatMultiply_v1(const float *a, const float *b, \
float *c, const int M, const int ... | #include <hip/hip_runtime.h>
///
/// \file multiply_kernel.cuh
/// \brief This file provide different kernel function declarations \
/// of matrix multiply. a is M*K, b is K*N. c = a*b, c is M*N.
///
/// \author Rudan Chen
/// \date 2016-01-21
///
/// This version is the simplest, one thread computes
/// one point of ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
///
/// \file multiply_kernel.cuh
/// \brief This file provide different kernel function declarations \
/// of matrix multiply. a is M*K, b is K*N. c = a*b, c is M*N.
///
/// \author Rudan Chen
/// \date 2016-01-21
///
/// This version is the simplest, one thread computes
/// one point of ... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
///
/// \file multiply_kernel.cuh
/// \brief This file provide different kernel function declarations \
/// of matrix multiply. a is M*K, b is K*N. c = a*b, c is M*N.
///
/// \author Rudan Chen
/// \date 2016-01-21
///
/// This version is the simplest, one thread computes
/// one point of ... | .text
.file "multiply_kernel.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000be037_00000000-6_multiply_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... | .text
.file "multiply_kernel.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | //pass
//--blockDim=512 --gridDim=1 --warp-sync=32 --no-inline
#include <cuda.h>
#include <stdio.h>
#define N 32
__global__ void scan (int* A)
{
int tid = threadIdx.x;
unsigned int lane = tid & 31;
if (lane >= 1) A[tid] = A[tid - 1] + A[tid];
if (lane >= 2) A[tid] = A[tid - 2] + A[tid];
if (lane >= 4) A[tid] = A[tid - ... | code for sm_80
Function : _Z4scanPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */
/* 0x000e220000002100 */... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | //pass
//--blockDim=512 --gridDim=1 --warp-sync=32 --no-inline
#include <cuda.h>
#include <stdio.h>
#define N 32
__global__ void scan (int* A)
{
int tid = threadIdx.x;
unsigned int lane = tid & 31;
if (lane >= 1) A[tid] = A[tid - 1] + A[tid];
if (lane >= 2) A[tid] = A[tid - 2] + A[tid];
if (lane >= 4) A[tid] = A[tid - ... | .file "tmpxft_000d058a_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2059:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | //pass
//--blockDim=512 --gridDim=1 --warp-sync=32 --no-inline
#include <cuda.h>
#include <stdio.h>
#define N 32
__global__ void scan (int* A)
{
int tid = threadIdx.x;
unsigned int lane = tid & 31;
if (lane >= 1) A[tid] = A[tid - 1] + A[tid];
if (lane >= 2) A[tid] = A[tid - 2] + A[tid];
if (lane >= 4) A[tid] = A[tid - ... | //pass
//--blockDim=512 --gridDim=1 --warp-sync=32 --no-inline
#include <hip/hip_runtime.h>
#include <stdio.h>
#define N 32
__global__ void scan (int* A)
{
int tid = threadIdx.x;
unsigned int lane = tid & 31;
if (lane >= 1) A[tid] = A[tid - 1] + A[tid];
if (lane >= 2) A[tid] = A[tid - 2] + A[tid];
if (lane >= 4) A[tid]... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | //pass
//--blockDim=512 --gridDim=1 --warp-sync=32 --no-inline
#include <hip/hip_runtime.h>
#include <stdio.h>
#define N 32
__global__ void scan (int* A)
{
int tid = threadIdx.x;
unsigned int lane = tid & 31;
if (lane >= 1) A[tid] = A[tid - 1] + A[tid];
if (lane >= 2) A[tid] = A[tid - 2] + A[tid];
if (lane >= 4) A[tid]... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z4scanPi
.globl _Z4scanPi
.p2align 8
.type _Z4scanPi,@function
_Z4scanPi:
s_load_b64 s[0:1], s[0:1], 0x0
v_and_b32_e32 v1, 31, v0
s_mov_b32 s2, exec_lo
s_delay_alu instid0(VALU_DEP_1)
v_cmpx_ne_u32_e32 0, v1
s_cbr... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | //pass
//--blockDim=512 --gridDim=1 --warp-sync=32 --no-inline
#include <hip/hip_runtime.h>
#include <stdio.h>
#define N 32
__global__ void scan (int* A)
{
int tid = threadIdx.x;
unsigned int lane = tid & 31;
if (lane >= 1) A[tid] = A[tid - 1] + A[tid];
if (lane >= 2) A[tid] = A[tid - 2] + A[tid];
if (lane >= 4) A[tid]... | .text
.file "main.hip"
.globl _Z19__device_stub__scanPi # -- Begin function _Z19__device_stub__scanPi
.p2align 4, 0x90
.type _Z19__device_stub__scanPi,@function
_Z19__device_stub__scanPi: # @_Z19__device_stub__scanPi
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_offset 80
movq %rdi, 64(%rsp)
le... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z4scanPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */
/* 0x000e220000002100 */... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z4scanPi
.globl _Z4scanPi
.p2align 8
.type _Z4scanPi,@function
_Z4scanPi:
s_load_b64 s[0:1], s[0:1], 0x0
v_and_b32_e32 v1, 31, v0
s_mov_b32 s2, exec_lo
s_delay_alu instid0(VALU_DEP_1)
v_cmpx_ne_u32_e32 0, v1
s_cbr... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000d058a_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2059:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "main.hip"
.globl _Z19__device_stub__scanPi # -- Begin function _Z19__device_stub__scanPi
.p2align 4, 0x90
.type _Z19__device_stub__scanPi,@function
_Z19__device_stub__scanPi: # @_Z19__device_stub__scanPi
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_offset 80
movq %rdi, 64(%rsp)
le... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /**
* Copyright 1993-2012 NVIDIA Corporation. All rights reserved.
*
* Please refer to the NVIDIA end user license agreement (EULA) associated
* with this source code for terms and conditions that govern your use of
* this software. Any use, reproduction, disclosure, or distribution of
* this software and related docum... | code for sm_80
Function : _ZN3cub17CUB_200700_800_NS11EmptyKernelIvEEvv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea000380... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /**
* Copyright 1993-2012 NVIDIA Corporation. All rights reserved.
*
* Please refer to the NVIDIA end user license agreement (EULA) associated
* with this source code for terms and conditions that govern your use of
* this software. Any use, reproduction, disclosure, or distribution of
* this software and related docum... | /**
* Copyright 1993-2012 NVIDIA Corporation. All rights reserved.
*
* Please refer to the NVIDIA end user license agreement (EULA) associated
* with this source code for terms and conditions that govern your use of
* this software. Any use, reproduction, disclosure, or distribution of
* this software and related docum... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /**
* Copyright 1993-2012 NVIDIA Corporation. All rights reserved.
*
* Please refer to the NVIDIA end user license agreement (EULA) associated
* with this source code for terms and conditions that govern your use of
* this software. Any use, reproduction, disclosure, or distribution of
* this software and related docum... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /**
* Copyright 1993-2012 NVIDIA Corporation. All rights reserved.
*
* Please refer to the NVIDIA end user license agreement (EULA) associated
* with this source code for terms and conditions that govern your use of
* this software. Any use, reproduction, disclosure, or distribution of
* this software and related docum... | .text
.file "ThrustTest.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
m... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _ZN3cub17CUB_200700_800_NS11EmptyKernelIvEEvv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea000380... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<iostream>
#include "cuda_runtime.h"
__global__ void addone(int *a)
{
*a = *a + 1;
printf("add one \n");
}
int main()
{
int a = 0;
int *d_a;
cudaMalloc(&d_a, sizeof(int));
cudaMemcpy(d_a, &a, sizeof(int), cudaMemcpyHostToDevice);
addone<<<1,32>>>(d_a);
cudaMemcpy(&a, d_a, sizeof(int), cudaMemcpyDeviceToHost);
s... | code for sm_80
Function : _Z6addonePi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<iostream>
#include "cuda_runtime.h"
__global__ void addone(int *a)
{
*a = *a + 1;
printf("add one \n");
}
int main()
{
int a = 0;
int *d_a;
cudaMalloc(&d_a, sizeof(int));
cudaMemcpy(d_a, &a, sizeof(int), cudaMemcpyHostToDevice);
addone<<<1,32>>>(d_a);
cudaMemcpy(&a, d_a, sizeof(int), cudaMemcpyDeviceToHost);
s... | .file "tmpxft_0014d3f4_00000000-6_test.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnreg... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<iostream>
#include "cuda_runtime.h"
__global__ void addone(int *a)
{
*a = *a + 1;
printf("add one \n");
}
int main()
{
int a = 0;
int *d_a;
cudaMalloc(&d_a, sizeof(int));
cudaMemcpy(d_a, &a, sizeof(int), cudaMemcpyHostToDevice);
addone<<<1,32>>>(d_a);
cudaMemcpy(&a, d_a, sizeof(int), cudaMemcpyDeviceToHost);
s... | #include<iostream>
#include "hip/hip_runtime.h"
__global__ void addone(int *a)
{
*a = *a + 1;
printf("add one \n");
}
int main()
{
int a = 0;
int *d_a;
hipMalloc(&d_a, sizeof(int));
hipMemcpy(d_a, &a, sizeof(int), hipMemcpyHostToDevice);
addone<<<1,32>>>(d_a);
hipMemcpy(&a, d_a, sizeof(int), hipMemcpyDeviceToHost);
std... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include<iostream>
#include "hip/hip_runtime.h"
__global__ void addone(int *a)
{
*a = *a + 1;
printf("add one \n");
}
int main()
{
int a = 0;
int *d_a;
hipMalloc(&d_a, sizeof(int));
hipMemcpy(d_a, &a, sizeof(int), hipMemcpyHostToDevice);
addone<<<1,32>>>(d_a);
hipMemcpy(&a, d_a, sizeof(int), hipMemcpyDeviceToHost);
std... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6addonePi
.globl _Z6addonePi
.p2align 8
.type _Z6addonePi,@function
_Z6addonePi:
s_load_b64 s[2:3], s[0:1], 0x0
v_mbcnt_lo_u32_b32 v20, -1, 0
v_mov_b32_e32 v5, 0
v_mov_b32_e32 v6, 0
s_delay_alu instid0(VALU_DEP_3) | ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include<iostream>
#include "hip/hip_runtime.h"
__global__ void addone(int *a)
{
*a = *a + 1;
printf("add one \n");
}
int main()
{
int a = 0;
int *d_a;
hipMalloc(&d_a, sizeof(int));
hipMemcpy(d_a, &a, sizeof(int), hipMemcpyHostToDevice);
addone<<<1,32>>>(d_a);
hipMemcpy(&a, d_a, sizeof(int), hipMemcpyDeviceToHost);
std... | .text
.file "test.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z21__device_stub__addonePi # -- Begin function _Z21__device_stub__addonePi
.p2align 4, 0x90
.type... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z6addonePi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */
... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6addonePi
.globl _Z6addonePi
.p2align 8
.type _Z6addonePi,@function
_Z6addonePi:
s_load_b64 s[2:3], s[0:1], 0x0
v_mbcnt_lo_u32_b32 v20, -1, 0
v_mov_b32_e32 v5, 0
v_mov_b32_e32 v6, 0
s_delay_alu instid0(VALU_DEP_3) | ... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0014d3f4_00000000-6_test.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnreg... | .text
.file "test.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z21__device_stub__addonePi # -- Begin function _Z21__device_stub__addonePi
.p2align 4, 0x90
.type... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <iostream>
using namespace std;
__global__ void MatrixMulKernel(int m, int n, int k, float *A, float *B, float *C)
{
int Row = blockIdx.y * blockDim.y + threadIdx.y;
int Col = blockIdx.x * blockDim.x + threadIdx.x;
if ((Row < m) && (Col < k))
{
float Cvalue = 0.0;
for (int i = 0; i < n; ++i)
Cvalue += A[Row * ... | code for sm_80
Function : _Z15MatrixMulKerneliiiPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e28000000250... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <iostream>
using namespace std;
__global__ void MatrixMulKernel(int m, int n, int k, float *A, float *B, float *C)
{
int Row = blockIdx.y * blockDim.y + threadIdx.y;
int Col = blockIdx.x * blockDim.x + threadIdx.x;
if ((Row < m) && (Col < k))
{
float Cvalue = 0.0;
for (int i = 0; i < n; ++i)
Cvalue += A[Row * ... | .file "tmpxft_001161d2_00000000-6_global_memory.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <iostream>
using namespace std;
__global__ void MatrixMulKernel(int m, int n, int k, float *A, float *B, float *C)
{
int Row = blockIdx.y * blockDim.y + threadIdx.y;
int Col = blockIdx.x * blockDim.x + threadIdx.x;
if ((Row < m) && (Col < k))
{
float Cvalue = 0.0;
for (int i = 0; i < n; ++i)
Cvalue += A[Row * ... | #include <hip/hip_runtime.h>
#include <iostream>
using namespace std;
__global__ void MatrixMulKernel(int m, int n, int k, float *A, float *B, float *C)
{
int Row = blockIdx.y * blockDim.y + threadIdx.y;
int Col = blockIdx.x * blockDim.x + threadIdx.x;
if ((Row < m) && (Col < k))
{
float Cvalue = 0.0;
for (int i = 0; i... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <iostream>
using namespace std;
__global__ void MatrixMulKernel(int m, int n, int k, float *A, float *B, float *C)
{
int Row = blockIdx.y * blockDim.y + threadIdx.y;
int Col = blockIdx.x * blockDim.x + threadIdx.x;
if ((Row < m) && (Col < k))
{
float Cvalue = 0.0;
for (int i = 0; i... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z15MatrixMulKerneliiiPfS_S_
.globl _Z15MatrixMulKerneliiiPfS_S_
.p2align 8
.type _Z15MatrixMulKerneliiiPfS_S_,@function
_Z15MatrixMulKerneliiiPfS_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x34
s_load_b32 s4, s[0:1], 0x0
s_load_b32 s3, s[0:1], 0x8
v... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <iostream>
using namespace std;
__global__ void MatrixMulKernel(int m, int n, int k, float *A, float *B, float *C)
{
int Row = blockIdx.y * blockDim.y + threadIdx.y;
int Col = blockIdx.x * blockDim.x + threadIdx.x;
if ((Row < m) && (Col < k))
{
float Cvalue = 0.0;
for (int i = 0; i... | .text
.file "global_memory.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z30__device_stub__MatrixMulKerneliiiPfS_S_ # -- Begin function _Z30__device_stub__MatrixMulK... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z15MatrixMulKerneliiiPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e28000000250... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z15MatrixMulKerneliiiPfS_S_
.globl _Z15MatrixMulKerneliiiPfS_S_
.p2align 8
.type _Z15MatrixMulKerneliiiPfS_S_,@function
_Z15MatrixMulKerneliiiPfS_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x34
s_load_b32 s4, s[0:1], 0x0
s_load_b32 s3, s[0:1], 0x8
v... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001161d2_00000000-6_global_memory.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __... | .text
.file "global_memory.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z30__device_stub__MatrixMulKerneliiiPfS_S_ # -- Begin function _Z30__device_stub__MatrixMulK... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /* skeleton code for assignment2 COMP4901D
xjia@ust.hk 2015/03
*/
#include <iostream>
#include <cstdio>
#include <cmath>
#include <cuda_runtime.h>
#include <device_launch_parameters.h>
#include <thrust/sort.h>
#include <thrust/device_vector.h>
using namespace std;
const int TILE_WIDTH = 1024;
__global__ void mergeJoin(... | /* skeleton code for assignment2 COMP4901D
xjia@ust.hk 2015/03
*/
#include <iostream>
#include <cstdio>
#include <cmath>
#include <hip/hip_runtime.h>
#include <thrust/sort.h>
#include <thrust/device_vector.h>
using namespace std;
const int TILE_WIDTH = 1024;
__global__ void mergeJoin(int *key1, float *value1, int *key2... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define ERR_CHK(call) { gpuAssert((call), __FILE__, __LINE__); }
inline void gpuAssert(cudaError_t err, const char* file, int line, bool abort = true)
{
if (err != cudaSuccess)
{
fprintf(stderr, "GP... | code for sm_80
Function : _Z12vecAddKernelPiS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000002500 */
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define ERR_CHK(call) { gpuAssert((call), __FILE__, __LINE__); }
inline void gpuAssert(cudaError_t err, const char* file, int line, bool abort = true)
{
if (err != cudaSuccess)
{
fprintf(stderr, "GP... | .file "tmpxft_0002fb22_00000000-6_VectorAddKernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2062:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define ERR_CHK(call) { gpuAssert((call), __FILE__, __LINE__); }
inline void gpuAssert(cudaError_t err, const char* file, int line, bool abort = true)
{
if (err != cudaSuccess)
{
fprintf(stderr, "GP... | #include "hip/hip_runtime.h"
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define ERR_CHK(call) { gpuAssert((call), __FILE__, __LINE__); }
inline void gpuAssert(hipError_t err, const char* file, int line, bool abort = true)
{
if (err != hipSuccess)
{
fprintf(stderr, "GPUassert: %s %s %d\n", hipGetErrorStri... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include "hip/hip_runtime.h"
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define ERR_CHK(call) { gpuAssert((call), __FILE__, __LINE__); }
inline void gpuAssert(hipError_t err, const char* file, int line, bool abort = true)
{
if (err != hipSuccess)
{
fprintf(stderr, "GPUassert: %s %s %d\n", hipGetErrorStri... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12vecAddKernelPiS_S_i
.globl _Z12vecAddKernelPiS_S_i
.p2align 8
.type _Z12vecAddKernelPiS_S_i,@function
_Z12vecAddKernelPiS_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xf... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include "hip/hip_runtime.h"
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#define ERR_CHK(call) { gpuAssert((call), __FILE__, __LINE__); }
inline void gpuAssert(hipError_t err, const char* file, int line, bool abort = true)
{
if (err != hipSuccess)
{
fprintf(stderr, "GPUassert: %s %s %d\n", hipGetErrorStri... | .text
.file "VectorAddKernel.hip"
.globl _Z27__device_stub__vecAddKernelPiS_S_i # -- Begin function _Z27__device_stub__vecAddKernelPiS_S_i
.p2align 4, 0x90
.type _Z27__device_stub__vecAddKernelPiS_S_i,@function
_Z27__device_stub__vecAddKernelPiS_S_i: # @_Z27__device_stub__vecAddKernelPiS_S_i
.cfi_startproc
# %bb.0:
sub... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z12vecAddKernelPiS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e280000002500 */
... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12vecAddKernelPiS_S_i
.globl _Z12vecAddKernelPiS_S_i
.p2align 8
.type _Z12vecAddKernelPiS_S_i,@function
_Z12vecAddKernelPiS_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b32 s3, s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xf... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0002fb22_00000000-6_VectorAddKernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2062:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... | .text
.file "VectorAddKernel.hip"
.globl _Z27__device_stub__vecAddKernelPiS_S_i # -- Begin function _Z27__device_stub__vecAddKernelPiS_S_i
.p2align 4, 0x90
.type _Z27__device_stub__vecAddKernelPiS_S_i,@function
_Z27__device_stub__vecAddKernelPiS_S_i: # @_Z27__device_stub__vecAddKernelPiS_S_i
.cfi_startproc
# %bb.0:
sub... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<stdio.h>
const int ARRAY_SIZE =500000; // size greater than 32M could not be achieved
const int ARRAY_BYTES = ARRAY_SIZE * sizeof(float);
const int MAX_NO_THREADS = 512;
__global__ void vector_reduce(float *d_in1, float *d_in2, float *d_out){
int index = threadIdx.x + blockIdx.x*blockDim.x ;
*(d_out+index) = *... | code for sm_80
Function : _Z13vector_reducePfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_TID.X ; /* 0x0000000000067919 */
/* 0x000e220000002100 */
/*... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
const int ARRAY_SIZE =500000; // size greater than 32M could not be achieved
const int ARRAY_BYTES = ARRAY_SIZE * sizeof(float);
const int MAX_NO_THREADS = 512;
__global__ void vector_reduce(float *d_in1, float *d_in2, float *d_out){
int index = threadIdx.x + blockIdx.x*blockDim.x ;
*(d_out+index) = *... | .file "tmpxft_0000c67d_00000000-6_ArrayAddition.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8,... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<stdio.h>
const int ARRAY_SIZE =500000; // size greater than 32M could not be achieved
const int ARRAY_BYTES = ARRAY_SIZE * sizeof(float);
const int MAX_NO_THREADS = 512;
__global__ void vector_reduce(float *d_in1, float *d_in2, float *d_out){
int index = threadIdx.x + blockIdx.x*blockDim.x ;
*(d_out+index) = *... | #include <hip/hip_runtime.h>
#include<stdio.h>
const int ARRAY_SIZE =500000; // size greater than 32M could not be achieved
const int ARRAY_BYTES = ARRAY_SIZE * sizeof(float);
const int MAX_NO_THREADS = 512;
__global__ void vector_reduce(float *d_in1, float *d_in2, float *d_out){
int index = threadIdx.x + blockIdx.x*bl... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include<stdio.h>
const int ARRAY_SIZE =500000; // size greater than 32M could not be achieved
const int ARRAY_BYTES = ARRAY_SIZE * sizeof(float);
const int MAX_NO_THREADS = 512;
__global__ void vector_reduce(float *d_in1, float *d_in2, float *d_out){
int index = threadIdx.x + blockIdx.x*bl... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13vector_reducePfS_S_
.globl _Z13vector_reducePfS_S_
.p2align 8
.type _Z13vector_reducePfS_S_,@function
_Z13vector_reducePfS_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x24
s_load_b128 s[4:7], s[0:1], 0x0
s_load_b64 s[0:1], s[0:1], 0x10
s_wait... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include<stdio.h>
const int ARRAY_SIZE =500000; // size greater than 32M could not be achieved
const int ARRAY_BYTES = ARRAY_SIZE * sizeof(float);
const int MAX_NO_THREADS = 512;
__global__ void vector_reduce(float *d_in1, float *d_in2, float *d_out){
int index = threadIdx.x + blockIdx.x*bl... | .text
.file "ArrayAddition.hip"
.globl _Z28__device_stub__vector_reducePfS_S_ # -- Begin function _Z28__device_stub__vector_reducePfS_S_
.p2align 4, 0x90
.type _Z28__device_stub__vector_reducePfS_S_,@function
_Z28__device_stub__vector_reducePfS_S_: # @_Z28__device_stub__vector_reducePfS_S_
.cfi_startproc
# %bb.0:
subq ... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z13vector_reducePfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_TID.X ; /* 0x0000000000067919 */
/* 0x000e220000002100 */
/*... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13vector_reducePfS_S_
.globl _Z13vector_reducePfS_S_
.p2align 8
.type _Z13vector_reducePfS_S_,@function
_Z13vector_reducePfS_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x24
s_load_b128 s[4:7], s[0:1], 0x0
s_load_b64 s[0:1], s[0:1], 0x10
s_wait... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0000c67d_00000000-6_ArrayAddition.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8,... | .text
.file "ArrayAddition.hip"
.globl _Z28__device_stub__vector_reducePfS_S_ # -- Begin function _Z28__device_stub__vector_reducePfS_S_
.p2align 4, 0x90
.type _Z28__device_stub__vector_reducePfS_S_,@function
_Z28__device_stub__vector_reducePfS_S_: # @_Z28__device_stub__vector_reducePfS_S_
.cfi_startproc
# %bb.0:
subq ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #ifdef _WIN32
# define NOMINMAX
#endif
// includes, system
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <math.h>
#include <ctime>
// includes, project
// includes, kernels
#include <cuda.h>
#include <cuda_runtime.h>
#define MAX_TILE_SIZE 1024
/////////////////////////////////////////////////////... | code for sm_80
Function : _Z15computeOnDevicePdS_S_iiPf
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ IABS R6, c[0x0][0x17c] ; /* 0x00005f0000067a13 */
/* 0x000fe20000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #ifdef _WIN32
# define NOMINMAX
#endif
// includes, system
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <math.h>
#include <ctime>
// includes, project
// includes, kernels
#include <cuda.h>
#include <cuda_runtime.h>
#define MAX_TILE_SIZE 1024
/////////////////////////////////////////////////////... | .file "tmpxft_00169e73_00000000-6_problem2.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #ifdef _WIN32
# define NOMINMAX
#endif
// includes, system
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <math.h>
#include <ctime>
// includes, project
// includes, kernels
#include <cuda.h>
#include <cuda_runtime.h>
#define MAX_TILE_SIZE 1024
/////////////////////////////////////////////////////... | #ifdef _WIN32
# define NOMINMAX
#endif
// includes, system
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <math.h>
#include <ctime>
// includes, project
// includes, kernels
#include <hip/hip_runtime.h>
#define MAX_TILE_SIZE 1024
////////////////////////////////////////////////////////////////////... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.