Hugging Face
Models
Datasets
Spaces
Buckets
new
Docs
Enterprise
Pricing
Website
Tasks
HuggingChat
Collections
Languages
Organizations
Community
Blog
Posts
Daily Papers
Learn
Discord
Forum
GitHub
Solutions
Team & Enterprise
Hugging Face PRO
Enterprise Support
Inference Providers
Inference Endpoints
Storage Buckets
Log In
Sign Up
Datasets:
architect-ubc-capstone
/
rtl-augmented-v3
like
0
Follow
ubc-capstone
5
Tasks:
Text Generation
Size:
1K<n<10K
Tags:
rtl
verilog
bug-fix
sft
License:
mit
Dataset card
Files
Files and versions
xet
Community
1
main
rtl-augmented-v3
/
Amr-HAlahla_Multi-Cycle-RISC-Processor-In-Verilog
/
source
/
photos
4 contributors
History:
1 commit
googhieman
Upload folder using huggingface_hub
78c261f
verified
about 1 month ago
ALUSrc.drawio.png
32.9 kB
xet
Upload folder using huggingface_hub
about 1 month ago
ALU_Control.drawio (1).png
39.6 kB
xet
Upload folder using huggingface_hub
about 1 month ago
DataPathDesign.drawio.png
533 kB
xet
Upload folder using huggingface_hub
about 1 month ago
FSM.drawio.png
102 kB
xet
Upload folder using huggingface_hub
about 1 month ago
PCControl.drawio.png
32.6 kB
xet
Upload folder using huggingface_hub
about 1 month ago
PCControlDiagram.drawio.png
41.4 kB
xet
Upload folder using huggingface_hub
about 1 month ago
PCSrc.drawio (1).png
36.8 kB
xet
Upload folder using huggingface_hub
about 1 month ago
control.drawio.png
43.1 kB
xet
Upload folder using huggingface_hub
about 1 month ago