system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void kernel_histo_one_thread_one_vertex( unsigned int *ct, unsigned int *histo ){
// get unique id for each thread in each block
unsigned int tid_x = threadIdx.x + blockDim.x*blockIdx.x;
unsigned int vertex_index = tid_x;
unsigned int bin ;
unsigned int max ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z34kernel_histo_one_thread_one_vertexPjS_
.globl _Z34kernel_histo_one_thread_one_vertexPjS_
.p2align 8
.type _Z34kernel_histo_one_thread_one_vertexPjS_,@function
_Z34kernel_histo_one_thread_one_vertexPjS_:
s_getpc_b64 s[2:3]
s_add_u32 s2, s2, constant_n_hi... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void kernel_histo_one_thread_one_vertex( unsigned int *ct, unsigned int *histo ){
// get unique id for each thread in each block
unsigned int tid_x = threadIdx.x + blockDim.x*blockIdx.x;
unsigned int vertex_index = tid_x;
unsigned int bin ;
unsigned int max ... | .text
.file "kernel_histo_one_thread_one_vertex.hip"
.globl _Z49__device_stub__kernel_histo_one_thread_one_vertexPjS_ # -- Begin function _Z49__device_stub__kernel_histo_one_thread_one_vertexPjS_
.p2align 4, 0x90
.type _Z49__device_stub__kernel_histo_one_thread_one_vertexPjS_,@function
_Z49__device_stub__kernel_histo_o... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z34kernel_histo_one_thread_one_vertexPjS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R3, SR_CTAID.X ; /* 0x000000000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z34kernel_histo_one_thread_one_vertexPjS_
.globl _Z34kernel_histo_one_thread_one_vertexPjS_
.p2align 8
.type _Z34kernel_histo_one_thread_one_vertexPjS_,@function
_Z34kernel_histo_one_thread_one_vertexPjS_:
s_getpc_b64 s[2:3]
s_add_u32 s2, s2, constant_n_hi... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000c091b_00000000-6_kernel_histo_one_thread_one_vertex.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterF... | .text
.file "kernel_histo_one_thread_one_vertex.hip"
.globl _Z49__device_stub__kernel_histo_one_thread_one_vertexPjS_ # -- Begin function _Z49__device_stub__kernel_histo_one_thread_one_vertexPjS_
.p2align 4, 0x90
.type _Z49__device_stub__kernel_histo_one_thread_one_vertexPjS_,@function
_Z49__device_stub__kernel_histo_o... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #define M 1
#define J 500
#define K 100
#define G 4.30200406461e-06
#define mass 1e6
#define scale 1.
__global__ void integrate_orbit_euler(float* x_out, float* y_out, float* vx_out, float *vy_out)
{
int nr = threadIdx.x + blockDim.x*(blockIdx.x + blockIdx.y*gridDim.x);
float x = x_out[nr * J];
float y = y_out[nr * J];... | .file "tmpxft_0018d99d_00000000-6_orbit_integrator_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #define M 1
#define J 500
#define K 100
#define G 4.30200406461e-06
#define mass 1e6
#define scale 1.
__global__ void integrate_orbit_euler(float* x_out, float* y_out, float* vx_out, float *vy_out)
{
int nr = threadIdx.x + blockDim.x*(blockIdx.x + blockIdx.y*gridDim.x);
float x = x_out[nr * J];
float y = y_out[nr * J];... | #include <hip/hip_runtime.h>
#define M 1
#define J 500
#define K 100
#define G 4.30200406461e-06
#define mass 1e6
#define scale 1.
__global__ void integrate_orbit_euler(float* x_out, float* y_out, float* vx_out, float *vy_out)
{
int nr = threadIdx.x + blockDim.x*(blockIdx.x + blockIdx.y*gridDim.x);
float x = x_out[nr *... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#define M 1
#define J 500
#define K 100
#define G 4.30200406461e-06
#define mass 1e6
#define scale 1.
__global__ void integrate_orbit_euler(float* x_out, float* y_out, float* vx_out, float *vy_out)
{
int nr = threadIdx.x + blockDim.x*(blockIdx.x + blockIdx.y*gridDim.x);
float x = x_out[nr *... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z21integrate_orbit_eulerPfS_S_S_
.globl _Z21integrate_orbit_eulerPfS_S_S_
.p2align 8
.type _Z21integrate_orbit_eulerPfS_S_S_,@function
_Z21integrate_orbit_eulerPfS_S_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x20
s_load_b32 s3, s[0:1], 0x2c
s_load_b256 ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#define M 1
#define J 500
#define K 100
#define G 4.30200406461e-06
#define mass 1e6
#define scale 1.
__global__ void integrate_orbit_euler(float* x_out, float* y_out, float* vx_out, float *vy_out)
{
int nr = threadIdx.x + blockDim.x*(blockIdx.x + blockIdx.y*gridDim.x);
float x = x_out[nr *... | .text
.file "orbit_integrator_cuda.hip"
.globl _Z36__device_stub__integrate_orbit_eulerPfS_S_S_ # -- Begin function _Z36__device_stub__integrate_orbit_eulerPfS_S_S_
.p2align 4, 0x90
.type _Z36__device_stub__integrate_orbit_eulerPfS_S_S_,@function
_Z36__device_stub__integrate_orbit_eulerPfS_S_S_: # @_Z36__device_stub__i... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0018d99d_00000000-6_orbit_integrator_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
... | .text
.file "orbit_integrator_cuda.hip"
.globl _Z36__device_stub__integrate_orbit_eulerPfS_S_S_ # -- Begin function _Z36__device_stub__integrate_orbit_eulerPfS_S_S_
.p2align 4, 0x90
.type _Z36__device_stub__integrate_orbit_eulerPfS_S_S_,@function
_Z36__device_stub__integrate_orbit_eulerPfS_S_S_: # @_Z36__device_stub__i... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | // SDSC Summer Institute 2018
// Andreas Goetz (agoetz@sdsc.edu)
// Hello World Program in CUDA C
//
// Contains a function that is executed on the device (GPU)
//
#include<stdio.h>
__global__ void my_kernel(void){
}
int main(void) {
my_kernel<<<1,1>>>();
printf("Hello World!\n");
return 0;
} | code for sm_80
Function : _Z9my_kernelv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea0003800000 */
/*0020*/ BRA 0x20; /* 0x... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // SDSC Summer Institute 2018
// Andreas Goetz (agoetz@sdsc.edu)
// Hello World Program in CUDA C
//
// Contains a function that is executed on the device (GPU)
//
#include<stdio.h>
__global__ void my_kernel(void){
}
int main(void) {
my_kernel<<<1,1>>>();
printf("Hello World!\n");
return 0;
} | .file "tmpxft_000953e3_00000000-6_hello_world_device.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // SDSC Summer Institute 2018
// Andreas Goetz (agoetz@sdsc.edu)
// Hello World Program in CUDA C
//
// Contains a function that is executed on the device (GPU)
//
#include<stdio.h>
__global__ void my_kernel(void){
}
int main(void) {
my_kernel<<<1,1>>>();
printf("Hello World!\n");
return 0;
} | // SDSC Summer Institute 2018
// Andreas Goetz (agoetz@sdsc.edu)
// Hello World Program in CUDA C
//
// Contains a function that is executed on the device (GPU)
//
#include <hip/hip_runtime.h>
#include<stdio.h>
__global__ void my_kernel(void){
}
int main(void) {
my_kernel<<<1,1>>>();
printf("Hello World!\n");
return 0;... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | // SDSC Summer Institute 2018
// Andreas Goetz (agoetz@sdsc.edu)
// Hello World Program in CUDA C
//
// Contains a function that is executed on the device (GPU)
//
#include <hip/hip_runtime.h>
#include<stdio.h>
__global__ void my_kernel(void){
}
int main(void) {
my_kernel<<<1,1>>>();
printf("Hello World!\n");
return 0;... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9my_kernelv
.globl _Z9my_kernelv
.p2align 8
.type _Z9my_kernelv,@function
_Z9my_kernelv:
s_endpgm
.section .rodata,"a",@progbits
.p2align 6, 0x0
.amdhsa_kernel _Z9my_kernelv
.amdhsa_group_segment_fixed_size 0
.amdhsa_p... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | // SDSC Summer Institute 2018
// Andreas Goetz (agoetz@sdsc.edu)
// Hello World Program in CUDA C
//
// Contains a function that is executed on the device (GPU)
//
#include <hip/hip_runtime.h>
#include<stdio.h>
__global__ void my_kernel(void){
}
int main(void) {
my_kernel<<<1,1>>>();
printf("Hello World!\n");
return 0;... | .text
.file "hello_world_device.hip"
.globl _Z24__device_stub__my_kernelv # -- Begin function _Z24__device_stub__my_kernelv
.p2align 4, 0x90
.type _Z24__device_stub__my_kernelv,@function
_Z24__device_stub__my_kernelv: # @_Z24__device_stub__my_kernelv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z9my_kernelv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea0003800000 */
/*0020*/ BRA 0x20; /* 0x... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9my_kernelv
.globl _Z9my_kernelv
.p2align 8
.type _Z9my_kernelv,@function
_Z9my_kernelv:
s_endpgm
.section .rodata,"a",@progbits
.p2align 6, 0x0
.amdhsa_kernel _Z9my_kernelv
.amdhsa_group_segment_fixed_size 0
.amdhsa_p... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000953e3_00000000-6_hello_world_device.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... | .text
.file "hello_world_device.hip"
.globl _Z24__device_stub__my_kernelv # -- Begin function _Z24__device_stub__my_kernelv
.p2align 4, 0x90
.type _Z24__device_stub__my_kernelv,@function
_Z24__device_stub__my_kernelv: # @_Z24__device_stub__my_kernelv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /* Voxel sampling GPU implementation
* Author Zhaoyu SU
* All Rights Reserved. Sep., 2019.
*/
#include <stdio.h>
#include <iostream>
#include <float.h> // import FLT_EPSILON
__global__ void voxel2col_gpu_kernel(int input_num, int channels, int input_voxel_size,
int output_voxel_size, int kernel_size,
const float* input... | .file "tmpxft_00092b94_00000000-6_voxel2col.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _Z55cudaOccupancyMaxPotentialBlockSizeVariableSMemWithFlagsI24__cudaOccupancyB2DHelperPFviiiiiPKfPfPiEE9cudaErrorS4_S4_T0_T_ij, @function
_Z55cudaOccupancyMaxPotentialBlockSizeVariableSMemWithFlagsI24__... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /* Voxel sampling GPU implementation
* Author Zhaoyu SU
* All Rights Reserved. Sep., 2019.
*/
#include <stdio.h>
#include <iostream>
#include <float.h> // import FLT_EPSILON
__global__ void voxel2col_gpu_kernel(int input_num, int channels, int input_voxel_size,
int output_voxel_size, int kernel_size,
const float* input... | /* Voxel sampling GPU implementation
* Author Zhaoyu SU
* All Rights Reserved. Sep., 2019.
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <iostream>
#include <float.h> // import FLT_EPSILON
__global__ void voxel2col_gpu_kernel(int input_num, int channels, int input_voxel_size,
int output_voxel_size, int ke... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /* Voxel sampling GPU implementation
* Author Zhaoyu SU
* All Rights Reserved. Sep., 2019.
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <iostream>
#include <float.h> // import FLT_EPSILON
__global__ void voxel2col_gpu_kernel(int input_num, int channels, int input_voxel_size,
int output_voxel_size, int ke... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z20voxel2col_gpu_kerneliiiiiPKfPfPi
.globl _Z20voxel2col_gpu_kerneliiiiiPKfPfPi
.p2align 8
.type _Z20voxel2col_gpu_kerneliiiiiPKfPfPi,@function
_Z20voxel2col_gpu_kerneliiiiiPKfPfPi:
s_clause 0x3
s_load_b64 s[6:7], s[0:1], 0xc
s_load_b32 s2, s[0:1], 0x3c
... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /* Voxel sampling GPU implementation
* Author Zhaoyu SU
* All Rights Reserved. Sep., 2019.
*/
#include <hip/hip_runtime.h>
#include <stdio.h>
#include <iostream>
#include <float.h> // import FLT_EPSILON
__global__ void voxel2col_gpu_kernel(int input_num, int channels, int input_voxel_size,
int output_voxel_size, int ke... | .text
.file "voxel2col.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z35__device_stub__voxel2col_gpu_kerneliiiiiPKfPfPi # -- Begin function _Z35__device_stub__voxel2... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00092b94_00000000-6_voxel2col.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _Z55cudaOccupancyMaxPotentialBlockSizeVariableSMemWithFlagsI24__cudaOccupancyB2DHelperPFviiiiiPKfPfPiEE9cudaErrorS4_S4_T0_T_ij, @function
_Z55cudaOccupancyMaxPotentialBlockSizeVariableSMemWithFlagsI24__... | .text
.file "voxel2col.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z35__device_stub__voxel2col_gpu_kerneliiiiiPKfPfPi # -- Begin function _Z35__device_stub__voxel2... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cuda_runtime.h>
#define UINT64 long long
__global__ void
sumKernel ( UINT64 * a, UINT64 * b, UINT64 * m, UINT64 * c )
{
int idx = threadIdx.x + blockIdx.x * blockDim.x;
c[idx] = ( a[idx] + b[idx] ) % m[idx];
}
__global__ void
diffKernel ( UINT64 * a, UINT64 * b, UINT64 * m, UINT64 * c )
{
int idx = threadIdx.... | .file "tmpxft_000510c7_00000000-6_kernelcode.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cuda_runtime.h>
#define UINT64 long long
__global__ void
sumKernel ( UINT64 * a, UINT64 * b, UINT64 * m, UINT64 * c )
{
int idx = threadIdx.x + blockIdx.x * blockDim.x;
c[idx] = ( a[idx] + b[idx] ) % m[idx];
}
__global__ void
diffKernel ( UINT64 * a, UINT64 * b, UINT64 * m, UINT64 * c )
{
int idx = threadIdx.... | #include <hip/hip_runtime.h>
#define UINT64 long long
__global__ void
sumKernel ( UINT64 * a, UINT64 * b, UINT64 * m, UINT64 * c )
{
int idx = threadIdx.x + blockIdx.x * blockDim.x;
c[idx] = ( a[idx] + b[idx] ) % m[idx];
}
__global__ void
diffKernel ( UINT64 * a, UINT64 * b, UINT64 * m, UINT64 * c )
{
int idx = threadI... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#define UINT64 long long
__global__ void
sumKernel ( UINT64 * a, UINT64 * b, UINT64 * m, UINT64 * c )
{
int idx = threadIdx.x + blockIdx.x * blockDim.x;
c[idx] = ( a[idx] + b[idx] ) % m[idx];
}
__global__ void
diffKernel ( UINT64 * a, UINT64 * b, UINT64 * m, UINT64 * c )
{
int idx = threadI... | .text
.file "kernelcode.hip"
.globl _Z24__device_stub__sumKernelPxS_S_S_ # -- Begin function _Z24__device_stub__sumKernelPxS_S_S_
.p2align 4, 0x90
.type _Z24__device_stub__sumKernelPxS_S_S_,@function
_Z24__device_stub__sumKernelPxS_S_S_: # @_Z24__device_stub__sumKernelPxS_S_S_
.cfi_startproc
# %bb.0:
subq $120, %rsp
... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000510c7_00000000-6_kernelcode.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... | .text
.file "kernelcode.hip"
.globl _Z24__device_stub__sumKernelPxS_S_S_ # -- Begin function _Z24__device_stub__sumKernelPxS_S_S_
.p2align 4, 0x90
.type _Z24__device_stub__sumKernelPxS_S_S_,@function
_Z24__device_stub__sumKernelPxS_S_S_: # @_Z24__device_stub__sumKernelPxS_S_S_
.cfi_startproc
# %bb.0:
subq $120, %rsp
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <cstdio>
#include <cstdlib>
#define cudaCheckError() { \
cudaError_t e=cudaGetLastError(); \
if(e!=cudaSuccess) { \
printf("Cuda failure %s:%d: '%s'\n",__FILE__,__LINE__,cudaGetErrorString(e)); \
exit(EXIT_FAILURE); \
} \
}
#define IDX(row, col, LDA) ((row)*(LDA)+(col))
//computes c(i,j) = a(i,j) + b(i,j)
//In... | code for sm_80
Function : _Z6add_v2PiS_S_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */
/* 0x000e280000002500 */
/*0020... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cstdio>
#include <cstdlib>
#define cudaCheckError() { \
cudaError_t e=cudaGetLastError(); \
if(e!=cudaSuccess) { \
printf("Cuda failure %s:%d: '%s'\n",__FILE__,__LINE__,cudaGetErrorString(e)); \
exit(EXIT_FAILURE); \
} \
}
#define IDX(row, col, LDA) ((row)*(LDA)+(col))
//computes c(i,j) = a(i,j) + b(i,j)
//In... | .file "tmpxft_0019a21c_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cstdio>
#include <cstdlib>
#define cudaCheckError() { \
cudaError_t e=cudaGetLastError(); \
if(e!=cudaSuccess) { \
printf("Cuda failure %s:%d: '%s'\n",__FILE__,__LINE__,cudaGetErrorString(e)); \
exit(EXIT_FAILURE); \
} \
}
#define IDX(row, col, LDA) ((row)*(LDA)+(col))
//computes c(i,j) = a(i,j) + b(i,j)
//In... | #include <hip/hip_runtime.h>
#include <cstdio>
#include <cstdlib>
#define cudaCheckError() { \
hipError_t e=hipGetLastError(); \
if(e!=hipSuccess) { \
printf("Cuda failure %s:%d: '%s'\n",__FILE__,__LINE__,hipGetErrorString(e)); \
exit(EXIT_FAILURE); \
} \
}
#define IDX(row, col, LDA) ((row)*(LDA)+(col))
//computes c(i,... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <cstdio>
#include <cstdlib>
#define cudaCheckError() { \
hipError_t e=hipGetLastError(); \
if(e!=hipSuccess) { \
printf("Cuda failure %s:%d: '%s'\n",__FILE__,__LINE__,hipGetErrorString(e)); \
exit(EXIT_FAILURE); \
} \
}
#define IDX(row, col, LDA) ((row)*(LDA)+(col))
//computes c(i,... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6add_v1PiS_S_ii
.globl _Z6add_v1PiS_S_ii
.p2align 8
.type _Z6add_v1PiS_S_ii,@function
_Z6add_v1PiS_S_ii:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x2c
s_load_b64 s[2:3], s[0:1], 0x18
v_and_b32_e32 v2, 0x3ff, v0
v_bfe_u32 v3, v0, 10, ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <cstdio>
#include <cstdlib>
#define cudaCheckError() { \
hipError_t e=hipGetLastError(); \
if(e!=hipSuccess) { \
printf("Cuda failure %s:%d: '%s'\n",__FILE__,__LINE__,hipGetErrorString(e)); \
exit(EXIT_FAILURE); \
} \
}
#define IDX(row, col, LDA) ((row)*(LDA)+(col))
//computes c(i,... | .text
.file "main.hip"
.globl _Z21__device_stub__add_v1PiS_S_ii # -- Begin function _Z21__device_stub__add_v1PiS_S_ii
.p2align 4, 0x90
.type _Z21__device_stub__add_v1PiS_S_ii,@function
_Z21__device_stub__add_v1PiS_S_ii: # @_Z21__device_stub__add_v1PiS_S_ii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offse... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z6add_v2PiS_S_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */
/* 0x000e280000002500 */
/*0020... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6add_v1PiS_S_ii
.globl _Z6add_v1PiS_S_ii
.p2align 8
.type _Z6add_v1PiS_S_ii,@function
_Z6add_v1PiS_S_ii:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x2c
s_load_b64 s[2:3], s[0:1], 0x18
v_and_b32_e32 v2, 0x3ff, v0
v_bfe_u32 v3, v0, 10, ... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0019a21c_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "main.hip"
.globl _Z21__device_stub__add_v1PiS_S_ii # -- Begin function _Z21__device_stub__add_v1PiS_S_ii
.p2align 4, 0x90
.type _Z21__device_stub__add_v1PiS_S_ii,@function
_Z21__device_stub__add_v1PiS_S_ii: # @_Z21__device_stub__add_v1PiS_S_ii
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_offse... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*******************************************************************************
* serveral useful gpu functions will be defined in this file to facilitate
* the surface redistance scheme
******************************************************************************/
typedef struct
{
double sR;
double sL;
} double_eno... | .file "tmpxft_0014aab3_00000000-6_enork2_surface_redistance_Godunov.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2037:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFa... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*******************************************************************************
* serveral useful gpu functions will be defined in this file to facilitate
* the surface redistance scheme
******************************************************************************/
typedef struct
{
double sR;
double sL;
} double_eno... | #include <hip/hip_runtime.h>
/*******************************************************************************
* serveral useful gpu functions will be defined in this file to facilitate
* the surface redistance scheme
******************************************************************************/
typedef struct
{
doubl... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
/*******************************************************************************
* serveral useful gpu functions will be defined in this file to facilitate
* the surface redistance scheme
******************************************************************************/
typedef struct
{
doubl... | .text
.file "enork2_surface_redistance_Godunov.hip"
.globl _Z38__device_stub__surface_redistance_stepPdPKdS1_S1_S1_S1_S1_S1_S1_S1_S1_S1_S1_iiidddi # -- Begin function _Z38__device_stub__surface_redistance_stepPdPKdS1_S1_S1_S1_S1_S1_S1_S1_S1_S1_S1_iiidddi
.p2align 4, 0x90
.type _Z38__device_stub__surface_redistance_step... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0014aab3_00000000-6_enork2_surface_redistance_Godunov.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2037:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFa... | .text
.file "enork2_surface_redistance_Godunov.hip"
.globl _Z38__device_stub__surface_redistance_stepPdPKdS1_S1_S1_S1_S1_S1_S1_S1_S1_S1_S1_iiidddi # -- Begin function _Z38__device_stub__surface_redistance_stepPdPKdS1_S1_S1_S1_S1_S1_S1_S1_S1_S1_S1_iiidddi
.p2align 4, 0x90
.type _Z38__device_stub__surface_redistance_step... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <fstream>
#include <iomanip>
#include <string>
#include <thrust/for_each.h>
#include <thrust/host_vector.h>
#include <thrust/tuple.h>
#include <thrust/iterator/zip_iterator.h>
typedef thrust::tuple<double, double, double> CVec3;
struct functor_output_tuple : public thrust::unary_function<CVec3, void> {
std::o... | code for sm_80
Function : _ZN3cub17CUB_200700_800_NS11EmptyKernelIvEEvv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea000380... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <fstream>
#include <iomanip>
#include <string>
#include <thrust/for_each.h>
#include <thrust/host_vector.h>
#include <thrust/tuple.h>
#include <thrust/iterator/zip_iterator.h>
typedef thrust::tuple<double, double, double> CVec3;
struct functor_output_tuple : public thrust::unary_function<CVec3, void> {
std::o... | #include <hip/hip_runtime.h>
#include <fstream>
#include <iomanip>
#include <string>
#include <thrust/for_each.h>
#include <thrust/host_vector.h>
#include <thrust/tuple.h>
#include <thrust/iterator/zip_iterator.h>
typedef thrust::tuple<double, double, double> CVec3;
struct functor_output_tuple : public thrust::unary_f... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <fstream>
#include <iomanip>
#include <string>
#include <thrust/for_each.h>
#include <thrust/host_vector.h>
#include <thrust/tuple.h>
#include <thrust/iterator/zip_iterator.h>
typedef thrust::tuple<double, double, double> CVec3;
struct functor_output_tuple : public thrust::unary_f... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <fstream>
#include <iomanip>
#include <string>
#include <thrust/for_each.h>
#include <thrust/host_vector.h>
#include <thrust/tuple.h>
#include <thrust/iterator/zip_iterator.h>
typedef thrust::tuple<double, double, double> CVec3;
struct functor_output_tuple : public thrust::unary_f... | .text
.file "test.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: ... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _ZN3cub17CUB_200700_800_NS11EmptyKernelIvEEvv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea000380... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | // This example demonstrates parallel floating point vector
// addition with a simple __global__ function.
#include <stdlib.h>
#include <stdio.h>
// this kernel computes the vector sum c = a + b
// each thread performs one pair-wise addition
__global__ void vector_add(const float *a,
const float *b,
float *c,
const siz... | code for sm_80
Function : _Z10vector_addPKfS0_Pfm
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x000e2... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // This example demonstrates parallel floating point vector
// addition with a simple __global__ function.
#include <stdlib.h>
#include <stdio.h>
// this kernel computes the vector sum c = a + b
// each thread performs one pair-wise addition
__global__ void vector_add(const float *a,
const float *b,
float *c,
const siz... | .file "tmpxft_0005720c_00000000-6_vector_addition.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // This example demonstrates parallel floating point vector
// addition with a simple __global__ function.
#include <stdlib.h>
#include <stdio.h>
// this kernel computes the vector sum c = a + b
// each thread performs one pair-wise addition
__global__ void vector_add(const float *a,
const float *b,
float *c,
const siz... | // This example demonstrates parallel floating point vector
// addition with a simple __global__ function.
#include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
// this kernel computes the vector sum c = a + b
// each thread performs one pair-wise addition
__global__ void vector_add(const float *a,
const ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | // This example demonstrates parallel floating point vector
// addition with a simple __global__ function.
#include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
// this kernel computes the vector sum c = a + b
// each thread performs one pair-wise addition
__global__ void vector_add(const float *a,
const ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10vector_addPKfS0_Pfm
.globl _Z10vector_addPKfS0_Pfm
.p2align 8
.type _Z10vector_addPKfS0_Pfm,@function
_Z10vector_addPKfS0_Pfm:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x2c
s_load_b64 s[2:3], s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s4, s4,... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | // This example demonstrates parallel floating point vector
// addition with a simple __global__ function.
#include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
// this kernel computes the vector sum c = a + b
// each thread performs one pair-wise addition
__global__ void vector_add(const float *a,
const ... | .text
.file "vector_addition.hip"
.globl _Z25__device_stub__vector_addPKfS0_Pfm # -- Begin function _Z25__device_stub__vector_addPKfS0_Pfm
.p2align 4, 0x90
.type _Z25__device_stub__vector_addPKfS0_Pfm,@function
_Z25__device_stub__vector_addPKfS0_Pfm: # @_Z25__device_stub__vector_addPKfS0_Pfm
.cfi_startproc
# %bb.0:
sub... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z10vector_addPKfS0_Pfm
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */
/* 0x000e2... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10vector_addPKfS0_Pfm
.globl _Z10vector_addPKfS0_Pfm
.p2align 8
.type _Z10vector_addPKfS0_Pfm,@function
_Z10vector_addPKfS0_Pfm:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x2c
s_load_b64 s[2:3], s[0:1], 0x18
s_waitcnt lgkmcnt(0)
s_and_b32 s4, s4,... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0005720c_00000000-6_vector_addition.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $... | .text
.file "vector_addition.hip"
.globl _Z25__device_stub__vector_addPKfS0_Pfm # -- Begin function _Z25__device_stub__vector_addPKfS0_Pfm
.p2align 4, 0x90
.type _Z25__device_stub__vector_addPKfS0_Pfm,@function
_Z25__device_stub__vector_addPKfS0_Pfm: # @_Z25__device_stub__vector_addPKfS0_Pfm
.cfi_startproc
# %bb.0:
sub... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | // Sizes are W H D
__device__ __constant__ int d_ax_size[3];
__device__ __constant__ int d_ay_size[3];
__device__ __constant__ int d_aout_size[3];
__device__ __constant__ int d_padding[3];
// Signal correlation kernel. Only works with 3D arrays. One thread per output entry.
__global__ void correlate_kernel(float *ax, f... | code for sm_80
Function : _Z16correlate_kernelPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R17, SR_CTAID.X ; /* 0x0000000000117919 */
/* 0... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // Sizes are W H D
__device__ __constant__ int d_ax_size[3];
__device__ __constant__ int d_ay_size[3];
__device__ __constant__ int d_aout_size[3];
__device__ __constant__ int d_padding[3];
// Signal correlation kernel. Only works with 3D arrays. One thread per output entry.
__global__ void correlate_kernel(float *ax, f... | .file "tmpxft_00115c73_00000000-6_correlate.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // Sizes are W H D
__device__ __constant__ int d_ax_size[3];
__device__ __constant__ int d_ay_size[3];
__device__ __constant__ int d_aout_size[3];
__device__ __constant__ int d_padding[3];
// Signal correlation kernel. Only works with 3D arrays. One thread per output entry.
__global__ void correlate_kernel(float *ax, f... | #include <hip/hip_runtime.h>
// Sizes are W H D
__device__ __constant__ int d_ax_size[3];
__device__ __constant__ int d_ay_size[3];
__device__ __constant__ int d_aout_size[3];
__device__ __constant__ int d_padding[3];
// Signal correlation kernel. Only works with 3D arrays. One thread per output entry.
__global__ void ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
// Sizes are W H D
__device__ __constant__ int d_ax_size[3];
__device__ __constant__ int d_ay_size[3];
__device__ __constant__ int d_aout_size[3];
__device__ __constant__ int d_padding[3];
// Signal correlation kernel. Only works with 3D arrays. One thread per output entry.
__global__ void ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z16correlate_kernelPfS_S_
.globl _Z16correlate_kernelPfS_S_
.p2align 8
.type _Z16correlate_kernelPfS_S_,@function
_Z16correlate_kernelPfS_S_:
s_load_b32 s8, s[0:1], 0x24
s_getpc_b64 s[2:3]
s_add_u32 s2, s2, d_aout_size@rel32@lo+8
s_addc_u32 s3,... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
// Sizes are W H D
__device__ __constant__ int d_ax_size[3];
__device__ __constant__ int d_ay_size[3];
__device__ __constant__ int d_aout_size[3];
__device__ __constant__ int d_padding[3];
// Signal correlation kernel. Only works with 3D arrays. One thread per output entry.
__global__ void ... | .text
.file "correlate.hip"
.globl _Z31__device_stub__correlate_kernelPfS_S_ # -- Begin function _Z31__device_stub__correlate_kernelPfS_S_
.p2align 4, 0x90
.type _Z31__device_stub__correlate_kernelPfS_S_,@function
_Z31__device_stub__correlate_kernelPfS_S_: # @_Z31__device_stub__correlate_kernelPfS_S_
.cfi_startproc
# %... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z16correlate_kernelPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R17, SR_CTAID.X ; /* 0x0000000000117919 */
/* 0... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z16correlate_kernelPfS_S_
.globl _Z16correlate_kernelPfS_S_
.p2align 8
.type _Z16correlate_kernelPfS_S_,@function
_Z16correlate_kernelPfS_S_:
s_load_b32 s8, s[0:1], 0x24
s_getpc_b64 s[2:3]
s_add_u32 s2, s2, d_aout_size@rel32@lo+8
s_addc_u32 s3,... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00115c73_00000000-6_correlate.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "correlate.hip"
.globl _Z31__device_stub__correlate_kernelPfS_S_ # -- Begin function _Z31__device_stub__correlate_kernelPfS_S_
.p2align 4, 0x90
.type _Z31__device_stub__correlate_kernelPfS_S_,@function
_Z31__device_stub__correlate_kernelPfS_S_: # @_Z31__device_stub__correlate_kernelPfS_S_
.cfi_startproc
# %... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the ... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the ... | .file "tmpxft_00062585_00000000-6_Gather.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3094:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the ... | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the ... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /* NiuTrans.Tensor - an open-source tensor library
* Copyright (C) 2017, Natural Language Processing Lab, Northeastern University.
* All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the ... | .text
.file "Gather.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project r... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00062585_00000000-6_Gather.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3094:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "Gather.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project r... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | template<typename Destination, typename Data>
__global__ void expArrays(size_t elements, Destination *dst, Data *src) {
const size_t kernelIndex = blockDim.x * blockIdx.x + threadIdx.x;
if (kernelIndex < elements) { dst[kernelIndex] = exp(src[kernelIndex]); }
}
template<typename Destination, typename Data>
__global__ v... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | template<typename Destination, typename Data>
__global__ void expArrays(size_t elements, Destination *dst, Data *src) {
const size_t kernelIndex = blockDim.x * blockIdx.x + threadIdx.x;
if (kernelIndex < elements) { dst[kernelIndex] = exp(src[kernelIndex]); }
}
template<typename Destination, typename Data>
__global__ v... | .file "tmpxft_00063894_00000000-6_expLogPow.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2047:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | template<typename Destination, typename Data>
__global__ void expArrays(size_t elements, Destination *dst, Data *src) {
const size_t kernelIndex = blockDim.x * blockIdx.x + threadIdx.x;
if (kernelIndex < elements) { dst[kernelIndex] = exp(src[kernelIndex]); }
}
template<typename Destination, typename Data>
__global__ v... | #include <hip/hip_runtime.h>
template<typename Destination, typename Data>
__global__ void expArrays(size_t elements, Destination *dst, Data *src) {
const size_t kernelIndex = blockDim.x * blockIdx.x + threadIdx.x;
if (kernelIndex < elements) { dst[kernelIndex] = exp(src[kernelIndex]); }
}
template<typename Destination... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
template<typename Destination, typename Data>
__global__ void expArrays(size_t elements, Destination *dst, Data *src) {
const size_t kernelIndex = blockDim.x * blockIdx.x + threadIdx.x;
if (kernelIndex < elements) { dst[kernelIndex] = exp(src[kernelIndex]); }
}
template<typename Destination... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
template<typename Destination, typename Data>
__global__ void expArrays(size_t elements, Destination *dst, Data *src) {
const size_t kernelIndex = blockDim.x * blockIdx.x + threadIdx.x;
if (kernelIndex < elements) { dst[kernelIndex] = exp(src[kernelIndex]); }
}
template<typename Destination... | .text
.file "expLogPow.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-projec... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00063894_00000000-6_expLogPow.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2047:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "expLogPow.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-projec... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdlib.h>
#include <stdio.h>
#define ARRAY_LENGTH (100)
#define ARRAY_ELEMENT_SIZE (sizeof(long))
#define ARRAY_SIZE (ARRAY_ELEMENT_SIZE * ARRAY_LENGTH)
#define SAMPLE_LENGTH (5)
#define SAMPLE_SIZE (ARRAY_ELEMENT_SIZE * SAMPLE_LENGTH)
#define QUERY_LENGTH (10)
#define QUERY_SIZE (ARRAY_ELEMENT_SIZE * QUERY_L... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdlib.h>
#include <stdio.h>
#define ARRAY_LENGTH (100)
#define ARRAY_ELEMENT_SIZE (sizeof(long))
#define ARRAY_SIZE (ARRAY_ELEMENT_SIZE * ARRAY_LENGTH)
#define SAMPLE_LENGTH (5)
#define SAMPLE_SIZE (ARRAY_ELEMENT_SIZE * SAMPLE_LENGTH)
#define QUERY_LENGTH (10)
#define QUERY_SIZE (ARRAY_ELEMENT_SIZE * QUERY_L... | .file "tmpxft_00008ac5_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2067:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdlib.h>
#include <stdio.h>
#define ARRAY_LENGTH (100)
#define ARRAY_ELEMENT_SIZE (sizeof(long))
#define ARRAY_SIZE (ARRAY_ELEMENT_SIZE * ARRAY_LENGTH)
#define SAMPLE_LENGTH (5)
#define SAMPLE_SIZE (ARRAY_ELEMENT_SIZE * SAMPLE_LENGTH)
#define QUERY_LENGTH (10)
#define QUERY_SIZE (ARRAY_ELEMENT_SIZE * QUERY_L... | #include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
#define ARRAY_LENGTH (100)
#define ARRAY_ELEMENT_SIZE (sizeof(long))
#define ARRAY_SIZE (ARRAY_ELEMENT_SIZE * ARRAY_LENGTH)
#define SAMPLE_LENGTH (5)
#define SAMPLE_SIZE (ARRAY_ELEMENT_SIZE * SAMPLE_LENGTH)
#define QUERY_LENGTH (10)
#define QUERY_SIZE ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
#define ARRAY_LENGTH (100)
#define ARRAY_ELEMENT_SIZE (sizeof(long))
#define ARRAY_SIZE (ARRAY_ELEMENT_SIZE * ARRAY_LENGTH)
#define SAMPLE_LENGTH (5)
#define SAMPLE_SIZE (ARRAY_ELEMENT_SIZE * SAMPLE_LENGTH)
#define QUERY_LENGTH (10)
#define QUERY_SIZE ... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdlib.h>
#include <stdio.h>
#define ARRAY_LENGTH (100)
#define ARRAY_ELEMENT_SIZE (sizeof(long))
#define ARRAY_SIZE (ARRAY_ELEMENT_SIZE * ARRAY_LENGTH)
#define SAMPLE_LENGTH (5)
#define SAMPLE_SIZE (ARRAY_ELEMENT_SIZE * SAMPLE_LENGTH)
#define QUERY_LENGTH (10)
#define QUERY_SIZE ... | .text
.file "main.hip"
.globl _Z6randomii # -- Begin function _Z6randomii
.p2align 4, 0x90
.type _Z6randomii,@function
_Z6randomii: # @_Z6randomii
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
pushq %rax
.cfi_def_cfa_offset 32
... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00008ac5_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2067:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "main.hip"
.globl _Z6randomii # -- Begin function _Z6randomii
.p2align 4, 0x90
.type _Z6randomii,@function
_Z6randomii: # @_Z6randomii
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
pushq %rax
.cfi_def_cfa_offset 32
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | //#include <iostream>
//#include <fstream>
//#include <iomanip>
//#include <string>
//
//#include <cmath>
//#include <cstdio>
//
//#include <cuda_runtime.h>
//#include <device_launch_parameters.h>
//
////using namespace std;
//using std::ifstream;
//using std::string;
//using std::cout;
//using std::endl;
//using std::... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | //#include <iostream>
//#include <fstream>
//#include <iomanip>
//#include <string>
//
//#include <cmath>
//#include <cstdio>
//
//#include <cuda_runtime.h>
//#include <device_launch_parameters.h>
//
////using namespace std;
//using std::ifstream;
//using std::string;
//using std::cout;
//using std::endl;
//using std::... | .file "tmpxft_0006bb9e_00000000-6_dct10_24_lp.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | //#include <iostream>
//#include <fstream>
//#include <iomanip>
//#include <string>
//
//#include <cmath>
//#include <cstdio>
//
//#include <cuda_runtime.h>
//#include <device_launch_parameters.h>
//
////using namespace std;
//using std::ifstream;
//using std::string;
//using std::cout;
//using std::endl;
//using std::... | #include <hip/hip_runtime.h>
//#include <iostream>
//#include <fstream>
//#include <iomanip>
//#include <string>
//
//#include <cmath>
//#include <cstdio>
//
//#include <cuda_runtime.h>
//#include <device_launch_parameters.h>
//
////using namespace std;
//using std::ifstream;
//using std::string;
//using std::cout;
//u... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
//#include <iostream>
//#include <fstream>
//#include <iomanip>
//#include <string>
//
//#include <cmath>
//#include <cstdio>
//
//#include <cuda_runtime.h>
//#include <device_launch_parameters.h>
//
////using namespace std;
//using std::ifstream;
//using std::string;
//using std::cout;
//u... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
//#include <iostream>
//#include <fstream>
//#include <iomanip>
//#include <string>
//
//#include <cmath>
//#include <cstdio>
//
//#include <cuda_runtime.h>
//#include <device_launch_parameters.h>
//
////using namespace std;
//using std::ifstream;
//using std::string;
//using std::cout;
//u... | .text
.file "dct10_24_lp.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-proj... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0006bb9e_00000000-6_dct10_24_lp.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... | .text
.file "dct10_24_lp.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-proj... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <cuda.h>
#define N 1024
__global__
void prefixSum(int *x, int n){
volatile unsigned id = threadIdx.x + threadIdx.y * blockDim.x;
if(id < n) { // incase of more blocks
for( int i=1 ; i < n ; i*=2 ) {
if(id >= i) {
if (id > 1000) {++i; id--; --i; ++id;}
x[id] += x[id - i];
}
__syncthreads();
... | code for sm_80
Function : _Z14prefixSumFinalPii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_TID.Y ; /* 0x0000000000007919 */
/* 0x000e220... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <cuda.h>
#define N 1024
__global__
void prefixSum(int *x, int n){
volatile unsigned id = threadIdx.x + threadIdx.y * blockDim.x;
if(id < n) { // incase of more blocks
for( int i=1 ; i < n ; i*=2 ) {
if(id >= i) {
if (id > 1000) {++i; id--; --i; ++id;}
x[id] += x[id - i];
}
__syncthreads();
... | .file "tmpxft_000e4541_00000000-6_prefixSum-rajesh.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq ... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <cuda.h>
#define N 1024
__global__
void prefixSum(int *x, int n){
volatile unsigned id = threadIdx.x + threadIdx.y * blockDim.x;
if(id < n) { // incase of more blocks
for( int i=1 ; i < n ; i*=2 ) {
if(id >= i) {
if (id > 1000) {++i; id--; --i; ++id;}
x[id] += x[id - i];
}
__syncthreads();
... | #include <stdio.h>
#include <hip/hip_runtime.h>
#define N 1024
__global__
void prefixSum(int *x, int n){
volatile unsigned id = threadIdx.x + threadIdx.y * blockDim.x;
if(id < n) { // incase of more blocks
for( int i=1 ; i < n ; i*=2 ) {
if(id >= i) {
if (id > 1000) {++i; id--; --i; ++id;}
x[id] += x[id - i];
}
__synct... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <stdio.h>
#include <hip/hip_runtime.h>
#define N 1024
__global__
void prefixSum(int *x, int n){
volatile unsigned id = threadIdx.x + threadIdx.y * blockDim.x;
if(id < n) { // incase of more blocks
for( int i=1 ; i < n ; i*=2 ) {
if(id >= i) {
if (id > 1000) {++i; id--; --i; ++id;}
x[id] += x[id - i];
}
__synct... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9prefixSumPii
.globl _Z9prefixSumPii
.p2align 8
.type _Z9prefixSumPii,@function
_Z9prefixSumPii:
s_load_b32 s4, s[0:1], 0x1c
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v0, v0, 10, 10
s_mov_b64 s[2:3], src_private_base
s_mov_b32 s... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <stdio.h>
#include <hip/hip_runtime.h>
#define N 1024
__global__
void prefixSum(int *x, int n){
volatile unsigned id = threadIdx.x + threadIdx.y * blockDim.x;
if(id < n) { // incase of more blocks
for( int i=1 ; i < n ; i*=2 ) {
if(id >= i) {
if (id > 1000) {++i; id--; --i; ++id;}
x[id] += x[id - i];
}
__synct... | .text
.file "prefixSum-rajesh.hip"
.globl _Z24__device_stub__prefixSumPii # -- Begin function _Z24__device_stub__prefixSumPii
.p2align 4, 0x90
.type _Z24__device_stub__prefixSumPii,@function
_Z24__device_stub__prefixSumPii: # @_Z24__device_stub__prefixSumPii
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_of... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z14prefixSumFinalPii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_TID.Y ; /* 0x0000000000007919 */
/* 0x000e220... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9prefixSumPii
.globl _Z9prefixSumPii
.p2align 8
.type _Z9prefixSumPii,@function
_Z9prefixSumPii:
s_load_b32 s4, s[0:1], 0x1c
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v0, v0, 10, 10
s_mov_b64 s[2:3], src_private_base
s_mov_b32 s... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000e4541_00000000-6_prefixSum-rajesh.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq ... | .text
.file "prefixSum-rajesh.hip"
.globl _Z24__device_stub__prefixSumPii # -- Begin function _Z24__device_stub__prefixSumPii
.p2align 4, 0x90
.type _Z24__device_stub__prefixSumPii,@function
_Z24__device_stub__prefixSumPii: # @_Z24__device_stub__prefixSumPii
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_of... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void GPUMult(int *A, int *B, int *C, int WIDTH)
{
int sol=0;
int i;i = threadIdx.x;
int j; j= threadIdx.y;
if (i < WIDTH && j < WIDTH) {
for (int k = 0; k < WIDTH; k++)
{
sol += A[j * WIDTH + k] * B[k * WIDTH + i];
}
C[j * WIDTH + i] = sol;
}
} | code for sm_80
Function : _Z7GPUMultPiS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R3, SR_TID.Y ; /* 0x0000000000037919 */
/* 0x000e280000002200 */
/*0020*/... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void GPUMult(int *A, int *B, int *C, int WIDTH)
{
int sol=0;
int i;i = threadIdx.x;
int j; j= threadIdx.y;
if (i < WIDTH && j < WIDTH) {
for (int k = 0; k < WIDTH; k++)
{
sol += A[j * WIDTH + k] * B[k * WIDTH + i];
}
C[j * WIDTH + i] = sol;
}
} | .file "tmpxft_00099e9d_00000000-6_GPUMult.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void GPUMult(int *A, int *B, int *C, int WIDTH)
{
int sol=0;
int i;i = threadIdx.x;
int j; j= threadIdx.y;
if (i < WIDTH && j < WIDTH) {
for (int k = 0; k < WIDTH; k++)
{
sol += A[j * WIDTH + k] * B[k * WIDTH + i];
}
C[j * WIDTH + i] = sol;
}
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void GPUMult(int *A, int *B, int *C, int WIDTH)
{
int sol=0;
int i;i = threadIdx.x;
int j; j= threadIdx.y;
if (i < WIDTH && j < WIDTH) {
for (int k = 0; k < WIDTH; k++)
{
sol += A[j * WIDTH + k] * B[k * WIDTH + i];
}
C[j * WIDTH + i] = sol;
}
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void GPUMult(int *A, int *B, int *C, int WIDTH)
{
int sol=0;
int i;i = threadIdx.x;
int j; j= threadIdx.y;
if (i < WIDTH && j < WIDTH) {
for (int k = 0; k < WIDTH; k++)
{
sol += A[j * WIDTH + k] * B[k * WIDTH + i];
}
C[j * WIDTH + i] = sol;
}
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7GPUMultPiS_S_i
.globl _Z7GPUMultPiS_S_i
.p2align 8
.type _Z7GPUMultPiS_S_i,@function
_Z7GPUMultPiS_S_i:
s_load_b32 s2, s[0:1], 0x18
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v6, v0, 10, 10
s_mov_b32 s3, exec_lo
s_delay_alu instid0(... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void GPUMult(int *A, int *B, int *C, int WIDTH)
{
int sol=0;
int i;i = threadIdx.x;
int j; j= threadIdx.y;
if (i < WIDTH && j < WIDTH) {
for (int k = 0; k < WIDTH; k++)
{
sol += A[j * WIDTH + k] * B[k * WIDTH + i];
}
C[j * WIDTH + i] = sol;
}
} | .text
.file "GPUMult.hip"
.globl _Z22__device_stub__GPUMultPiS_S_i # -- Begin function _Z22__device_stub__GPUMultPiS_S_i
.p2align 4, 0x90
.type _Z22__device_stub__GPUMultPiS_S_i,@function
_Z22__device_stub__GPUMultPiS_S_i: # @_Z22__device_stub__GPUMultPiS_S_i
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_of... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z7GPUMultPiS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R3, SR_TID.Y ; /* 0x0000000000037919 */
/* 0x000e280000002200 */
/*0020*/... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z7GPUMultPiS_S_i
.globl _Z7GPUMultPiS_S_i
.p2align 8
.type _Z7GPUMultPiS_S_i,@function
_Z7GPUMultPiS_S_i:
s_load_b32 s2, s[0:1], 0x18
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v6, v0, 10, 10
s_mov_b32 s3, exec_lo
s_delay_alu instid0(... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00099e9d_00000000-6_GPUMult.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
... | .text
.file "GPUMult.hip"
.globl _Z22__device_stub__GPUMultPiS_S_i # -- Begin function _Z22__device_stub__GPUMultPiS_S_i
.p2align 4, 0x90
.type _Z22__device_stub__GPUMultPiS_S_i,@function
_Z22__device_stub__GPUMultPiS_S_i: # @_Z22__device_stub__GPUMultPiS_S_i
.cfi_startproc
# %bb.0:
subq $120, %rsp
.cfi_def_cfa_of... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
1. Recibimos como parametros, el canal RGB con el que se va a trabajar
2. lugar en donde se va almacenar el resultado
3. ancho de la imagen
4. alto de la imagen
5. matriz de gauss
6. dimension de la matriz de gauss 3 o 5
*/
__global__ void aplicarFiltroGauss(const unsigned char *inputEspacioColor,
unsigned char *ou... | code for sm_80
Function : _Z18aplicarFiltroGaussPKhPhjjPKfj
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.Y ; /* 0x0000000000007919 *... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
1. Recibimos como parametros, el canal RGB con el que se va a trabajar
2. lugar en donde se va almacenar el resultado
3. ancho de la imagen
4. alto de la imagen
5. matriz de gauss
6. dimension de la matriz de gauss 3 o 5
*/
__global__ void aplicarFiltroGauss(const unsigned char *inputEspacioColor,
unsigned char *ou... | .file "tmpxft_0005180c_00000000-6_gaussFilter.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
1. Recibimos como parametros, el canal RGB con el que se va a trabajar
2. lugar en donde se va almacenar el resultado
3. ancho de la imagen
4. alto de la imagen
5. matriz de gauss
6. dimension de la matriz de gauss 3 o 5
*/
__global__ void aplicarFiltroGauss(const unsigned char *inputEspacioColor,
unsigned char *ou... | #include <hip/hip_runtime.h>
/*
1. Recibimos como parametros, el canal RGB con el que se va a trabajar
2. lugar en donde se va almacenar el resultado
3. ancho de la imagen
4. alto de la imagen
5. matriz de gauss
6. dimension de la matriz de gauss 3 o 5
*/
__global__ void aplicarFiltroGauss(const unsigned char *inputEsp... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.