system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
int main()
{
int nDevices;
hipGetDeviceCount(&nDevices);
for (int i = 0; i < nDevices; i++) {
hipDeviceProp_t prop;
hipGetDeviceProperties(&prop, i);
printf("Device Number: %d\n", i);
printf(" Device name: %s\n", prop.name);
printf(" totalGlobalMem: %d\n", prop.totalGloba... | .text
.file "get_cuda_specs.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
subq $1480, %rsp # imm = ... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000f20fb_00000000-6_get_cuda_specs.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8... | .text
.file "get_cuda_specs.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
subq $1480, %rsp # imm = ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void d_sobelFilter(unsigned char* imageIn, unsigned char* imageOut, int width, int height, int maskWidth, char* M) {
int Row = blockDim.y * blockIdx.y + threadIdx.y;
int Col = blockDim.x * blockIdx.x + threadIdx.x;
int nrow = Row - (maskWidth/2);
int ncol = Col - (maskWidth/2);
int res ... | code for sm_80
Function : _Z13d_sobelFilterPhS_iiiPc
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R6, SR_CTAID.Y ; /* 0x0000000000067919 */
/* 0x... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void d_sobelFilter(unsigned char* imageIn, unsigned char* imageOut, int width, int height, int maskWidth, char* M) {
int Row = blockDim.y * blockIdx.y + threadIdx.y;
int Col = blockDim.x * blockIdx.x + threadIdx.x;
int nrow = Row - (maskWidth/2);
int ncol = Col - (maskWidth/2);
int res ... | .file "tmpxft_000989c1_00000000-6_d_sobelFilter.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8,... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void d_sobelFilter(unsigned char* imageIn, unsigned char* imageOut, int width, int height, int maskWidth, char* M) {
int Row = blockDim.y * blockIdx.y + threadIdx.y;
int Col = blockDim.x * blockIdx.x + threadIdx.x;
int nrow = Row - (maskWidth/2);
int ncol = Col - (maskWidth/2);
int res ... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void d_sobelFilter(unsigned char* imageIn, unsigned char* imageOut, int width, int height, int maskWidth, char* M) {
int Row = blockDim.y * blockIdx.y + threadIdx.y;
int Col = blockDim.x * blockIdx.x + threadIdx.x;
int nrow = Row - (maskWidth/2);
int ncol = ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void d_sobelFilter(unsigned char* imageIn, unsigned char* imageOut, int width, int height, int maskWidth, char* M) {
int Row = blockDim.y * blockIdx.y + threadIdx.y;
int Col = blockDim.x * blockIdx.x + threadIdx.x;
int nrow = Row - (maskWidth/2);
int ncol = ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13d_sobelFilterPhS_iiiPc
.globl _Z13d_sobelFilterPhS_iiiPc
.p2align 8
.type _Z13d_sobelFilterPhS_iiiPc,@function
_Z13d_sobelFilterPhS_iiiPc:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x34
s_load_b64 s[4:5], s[0:1], 0x10
v_bfe_u32 v2, v0, 10, 10
v_an... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void d_sobelFilter(unsigned char* imageIn, unsigned char* imageOut, int width, int height, int maskWidth, char* M) {
int Row = blockDim.y * blockIdx.y + threadIdx.y;
int Col = blockDim.x * blockIdx.x + threadIdx.x;
int nrow = Row - (maskWidth/2);
int ncol = ... | .text
.file "d_sobelFilter.hip"
.globl _Z28__device_stub__d_sobelFilterPhS_iiiPc # -- Begin function _Z28__device_stub__d_sobelFilterPhS_iiiPc
.p2align 4, 0x90
.type _Z28__device_stub__d_sobelFilterPhS_iiiPc,@function
_Z28__device_stub__d_sobelFilterPhS_iiiPc: # @_Z28__device_stub__d_sobelFilterPhS_iiiPc
.cfi_startproc... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z13d_sobelFilterPhS_iiiPc
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R6, SR_CTAID.Y ; /* 0x0000000000067919 */
/* 0x... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z13d_sobelFilterPhS_iiiPc
.globl _Z13d_sobelFilterPhS_iiiPc
.p2align 8
.type _Z13d_sobelFilterPhS_iiiPc,@function
_Z13d_sobelFilterPhS_iiiPc:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x34
s_load_b64 s[4:5], s[0:1], 0x10
v_bfe_u32 v2, v0, 10, 10
v_an... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000989c1_00000000-6_d_sobelFilter.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8,... | .text
.file "d_sobelFilter.hip"
.globl _Z28__device_stub__d_sobelFilterPhS_iiiPc # -- Begin function _Z28__device_stub__d_sobelFilterPhS_iiiPc
.p2align 4, 0x90
.type _Z28__device_stub__d_sobelFilterPhS_iiiPc,@function
_Z28__device_stub__d_sobelFilterPhS_iiiPc: # @_Z28__device_stub__d_sobelFilterPhS_iiiPc
.cfi_startproc... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cuda.h>
#include <cuda_runtime_api.h>
#include <stdio.h>
#include <random>
#include <cstdint>
#include <iostream>
#include <cstring>
#define BLOCK_SIZE 32
void fill_matrix(float* matrix, uint64_t n);
void print_matrix(float* matrix, uint64_t n);
void run_basic(int blocks, int threads, uint64_t n);
void run_be... | #include <hip/hip_runtime.h>
#include <hip/hip_runtime_api.h>
#include <stdio.h>
#include <random>
#include <cstdint>
#include <iostream>
#include <cstring>
#define BLOCK_SIZE 32
void fill_matrix(float* matrix, uint64_t n);
void print_matrix(float* matrix, uint64_t n);
void run_basic(int blocks, int threads, uint64_t n... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <hip/hip_runtime_api.h>
#include <stdio.h>
#include <random>
#include <cstdint>
#include <iostream>
#include <cstring>
#define BLOCK_SIZE 32
void fill_matrix(float* matrix, uint64_t n);
void print_matrix(float* matrix, uint64_t n);
void run_basic(int blocks, int threads, uint64_t n... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12gpu_basic_mmPfS_S_m
.globl _Z12gpu_basic_mmPfS_S_m
.p2align 8
.type _Z12gpu_basic_mmPfS_S_m,@function
_Z12gpu_basic_mmPfS_S_m:
s_load_b64 s[2:3], s[0:1], 0x18
s_mov_b64 s[8:9], 0
s_waitcnt lgkmcnt(0)
s_cmp_eq_u64 s[2:3], 0
s_cbranch_scc1 ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | // This example code is from "http://blog.naver.com/PostView.nhn?blogId=sogangori&logNo=220580711355"
// Reduction code to find the max value from array
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
__global__ void FindMaxCUDA(int *src, int *max_dst, int length){
extern __shared__ i... | code for sm_80
Function : _Z11FindMaxCUDAPiS_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */
/* 0x000e28... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | // This example code is from "http://blog.naver.com/PostView.nhn?blogId=sogangori&logNo=220580711355"
// Reduction code to find the max value from array
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
__global__ void FindMaxCUDA(int *src, int *max_dst, int length){
extern __shared__ i... | .file "tmpxft_0018644e_00000000-6_reduction.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // This example code is from "http://blog.naver.com/PostView.nhn?blogId=sogangori&logNo=220580711355"
// Reduction code to find the max value from array
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
__global__ void FindMaxCUDA(int *src, int *max_dst, int length){
extern __shared__ i... | // This example code is from "http://blog.naver.com/PostView.nhn?blogId=sogangori&logNo=220580711355"
// Reduction code to find the max value from array
#include "hip/hip_runtime.h"
#include <stdio.h>
__global__ void FindMaxCUDA(int *src, int *max_dst, int length){
extern __shared__ int sm[]; // Allocating the shared m... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | // This example code is from "http://blog.naver.com/PostView.nhn?blogId=sogangori&logNo=220580711355"
// Reduction code to find the max value from array
#include "hip/hip_runtime.h"
#include <stdio.h>
__global__ void FindMaxCUDA(int *src, int *max_dst, int length){
extern __shared__ int sm[]; // Allocating the shared m... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11FindMaxCUDAPiS_i
.globl _Z11FindMaxCUDAPiS_i
.p2align 8
.type _Z11FindMaxCUDAPiS_i,@function
_Z11FindMaxCUDAPiS_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x24
s_load_b32 s3, s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | // This example code is from "http://blog.naver.com/PostView.nhn?blogId=sogangori&logNo=220580711355"
// Reduction code to find the max value from array
#include "hip/hip_runtime.h"
#include <stdio.h>
__global__ void FindMaxCUDA(int *src, int *max_dst, int length){
extern __shared__ int sm[]; // Allocating the shared m... | .text
.file "reduction.hip"
.globl _Z26__device_stub__FindMaxCUDAPiS_i # -- Begin function _Z26__device_stub__FindMaxCUDAPiS_i
.p2align 4, 0x90
.type _Z26__device_stub__FindMaxCUDAPiS_i,@function
_Z26__device_stub__FindMaxCUDAPiS_i: # @_Z26__device_stub__FindMaxCUDAPiS_i
.cfi_startproc
# %bb.0:
subq $104, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z11FindMaxCUDAPiS_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */
/* 0x000e28... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11FindMaxCUDAPiS_i
.globl _Z11FindMaxCUDAPiS_i
.p2align 8
.type _Z11FindMaxCUDAPiS_i,@function
_Z11FindMaxCUDAPiS_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x24
s_load_b32 s3, s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0018644e_00000000-6_reduction.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rs... | .text
.file "reduction.hip"
.globl _Z26__device_stub__FindMaxCUDAPiS_i # -- Begin function _Z26__device_stub__FindMaxCUDAPiS_i
.p2align 4, 0x90
.type _Z26__device_stub__FindMaxCUDAPiS_i,@function
_Z26__device_stub__FindMaxCUDAPiS_i: # @_Z26__device_stub__FindMaxCUDAPiS_i
.cfi_startproc
# %bb.0:
subq $104, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | // (c) Copyright 2013 Lev Barash, Landau Institute for Theoretical Physics, Russian Academy of Sciences
// This is supplement to the paper:
// L.Yu. Barash, L.N. Shchur, "PRAND: GPU accelerated parallel random number generation library: Using most reliable algorithms and applying parallelism of modern GPUs and CPUs".
/... | // (c) Copyright 2013 Lev Barash, Landau Institute for Theoretical Physics, Russian Academy of Sciences
// This is supplement to the paper:
// L.Yu. Barash, L.N. Shchur, "PRAND: GPU accelerated parallel random number generation library: Using most reliable algorithms and applying parallelism of modern GPUs and CPUs".
/... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void d_updateTransforms (float* d_currentTransform, float3* d_cameraPosition)
{
d_cameraPosition->x = d_currentTransform[3];
d_cameraPosition->y = d_currentTransform[7];
d_cameraPosition->z = d_currentTransform[11];
} | code for sm_80
Function : _Z18d_updateTransformsPfP6float3
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ MOV R4, c[0x0][0x160] ; /* 0x0000580000047a02 */
/* 0x000fe200... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void d_updateTransforms (float* d_currentTransform, float3* d_cameraPosition)
{
d_cameraPosition->x = d_currentTransform[3];
d_cameraPosition->y = d_currentTransform[7];
d_cameraPosition->z = d_currentTransform[11];
} | .file "tmpxft_000d405e_00000000-6_d_updateTransforms.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void d_updateTransforms (float* d_currentTransform, float3* d_cameraPosition)
{
d_cameraPosition->x = d_currentTransform[3];
d_cameraPosition->y = d_currentTransform[7];
d_cameraPosition->z = d_currentTransform[11];
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void d_updateTransforms (float* d_currentTransform, float3* d_cameraPosition)
{
d_cameraPosition->x = d_currentTransform[3];
d_cameraPosition->y = d_currentTransform[7];
d_cameraPosition->z = d_currentTransform[11];
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void d_updateTransforms (float* d_currentTransform, float3* d_cameraPosition)
{
d_cameraPosition->x = d_currentTransform[3];
d_cameraPosition->y = d_currentTransform[7];
d_cameraPosition->z = d_currentTransform[11];
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z18d_updateTransformsPfP15HIP_vector_typeIfLj3EE
.globl _Z18d_updateTransformsPfP15HIP_vector_typeIfLj3EE
.p2align 8
.type _Z18d_updateTransformsPfP15HIP_vector_typeIfLj3EE,@function
_Z18d_updateTransformsPfP15HIP_vector_typeIfLj3EE:
s_load_b128 s[0:3], s[... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void d_updateTransforms (float* d_currentTransform, float3* d_cameraPosition)
{
d_cameraPosition->x = d_currentTransform[3];
d_cameraPosition->y = d_currentTransform[7];
d_cameraPosition->z = d_currentTransform[11];
} | .text
.file "d_updateTransforms.hip"
.globl _Z33__device_stub__d_updateTransformsPfP15HIP_vector_typeIfLj3EE # -- Begin function _Z33__device_stub__d_updateTransformsPfP15HIP_vector_typeIfLj3EE
.p2align 4, 0x90
.type _Z33__device_stub__d_updateTransformsPfP15HIP_vector_typeIfLj3EE,@function
_Z33__device_stub__d_updateT... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z18d_updateTransformsPfP6float3
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ MOV R4, c[0x0][0x160] ; /* 0x0000580000047a02 */
/* 0x000fe200... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z18d_updateTransformsPfP15HIP_vector_typeIfLj3EE
.globl _Z18d_updateTransformsPfP15HIP_vector_typeIfLj3EE
.p2align 8
.type _Z18d_updateTransformsPfP15HIP_vector_typeIfLj3EE,@function
_Z18d_updateTransformsPfP15HIP_vector_typeIfLj3EE:
s_load_b128 s[0:3], s[... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000d405e_00000000-6_d_updateTransforms.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... | .text
.file "d_updateTransforms.hip"
.globl _Z33__device_stub__d_updateTransformsPfP15HIP_vector_typeIfLj3EE # -- Begin function _Z33__device_stub__d_updateTransformsPfP15HIP_vector_typeIfLj3EE
.p2align 4, 0x90
.type _Z33__device_stub__d_updateTransformsPfP15HIP_vector_typeIfLj3EE,@function
_Z33__device_stub__d_updateT... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
* cpp11Features.cc
*
* Created on: May 4, 2014
* Author: reid
*/
//Overriding Functions
//catch mistakes when overriding functions
struct B {
virtual void f(int);
};
struct D1: B {
void f(int) override;
}; // OK
/*
struct D2: B {
void f(long) override;
}; // error
*/
struct D3: B {
void f(long); //hiding intentional... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
* cpp11Features.cc
*
* Created on: May 4, 2014
* Author: reid
*/
//Overriding Functions
//catch mistakes when overriding functions
struct B {
virtual void f(int);
};
struct D1: B {
void f(int) override;
}; // OK
/*
struct D2: B {
void f(long) override;
}; // error
*/
struct D3: B {
void f(long); //hiding intentional... | .file "tmpxft_000662f0_00000000-6_cpp11Features.cudafe1.cpp"
.text
#APP
#NO_APP
.section .text._ZN1SaSERKS_,"axG",@progbits,_ZN1SaSERKS_,comdat
.align 2
.weak _ZN1SaSERKS_
.type _ZN1SaSERKS_, @function
_ZN1SaSERKS_:
.LFB2171:
.cfi_startproc
endbr64
movq %rdi, %rax
ret
.cfi_endproc
.LFE2171:
.size _ZN1SaSERKS_, .-_ZN1Sa... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
* cpp11Features.cc
*
* Created on: May 4, 2014
* Author: reid
*/
//Overriding Functions
//catch mistakes when overriding functions
struct B {
virtual void f(int);
};
struct D1: B {
void f(int) override;
}; // OK
/*
struct D2: B {
void f(long) override;
}; // error
*/
struct D3: B {
void f(long); //hiding intentional... | #include <hip/hip_runtime.h>
/*
* cpp11Features.cc
*
* Created on: May 4, 2014
* Author: reid
*/
//Overriding Functions
//catch mistakes when overriding functions
struct B {
virtual void f(int);
};
struct D1: B {
void f(int) override;
}; // OK
/*
struct D2: B {
void f(long) override;
}; // error
*/
struct D3: B {
void ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
/*
* cpp11Features.cc
*
* Created on: May 4, 2014
* Author: reid
*/
//Overriding Functions
//catch mistakes when overriding functions
struct B {
virtual void f(int);
};
struct D1: B {
void f(int) override;
}; // OK
/*
struct D2: B {
void f(long) override;
}; // error
*/
struct D3: B {
void ... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
/*
* cpp11Features.cc
*
* Created on: May 4, 2014
* Author: reid
*/
//Overriding Functions
//catch mistakes when overriding functions
struct B {
virtual void f(int);
};
struct D1: B {
void f(int) override;
}; // OK
/*
struct D2: B {
void f(long) override;
}; // error
*/
struct D3: B {
void ... | .text
.file "cpp11Features.hip"
.globl _ZN1SC2Ev # -- Begin function _ZN1SC2Ev
.p2align 4, 0x90
.type _ZN1SC2Ev,@function
_ZN1SC2Ev: # @_ZN1SC2Ev
.cfi_startproc
# %bb.0:
movq $_ZTV1S+16, (%rdi)
retq
.Lfunc_end0:
.size _ZN1SC2Ev, .Lfunc_end0-_ZN1SC2Ev
.cfi_endproc
... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000662f0_00000000-6_cpp11Features.cudafe1.cpp"
.text
#APP
#NO_APP
.section .text._ZN1SaSERKS_,"axG",@progbits,_ZN1SaSERKS_,comdat
.align 2
.weak _ZN1SaSERKS_
.type _ZN1SaSERKS_, @function
_ZN1SaSERKS_:
.LFB2171:
.cfi_startproc
endbr64
movq %rdi, %rax
ret
.cfi_endproc
.LFE2171:
.size _ZN1SaSERKS_, .-_ZN1Sa... | .text
.file "cpp11Features.hip"
.globl _ZN1SC2Ev # -- Begin function _ZN1SC2Ev
.p2align 4, 0x90
.type _ZN1SC2Ev,@function
_ZN1SC2Ev: # @_ZN1SC2Ev
.cfi_startproc
# %bb.0:
movq $_ZTV1S+16, (%rdi)
retq
.Lfunc_end0:
.size _ZN1SC2Ev, .Lfunc_end0-_ZN1SC2Ev
.cfi_endproc
... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<iostream>
#include<thrust/reduce.h>
#include<thrust/sequence.h>
#include<thrust/host_vector.h>
#include<thrust/device_vector.h>
using namespace std;
int main(){
const int N=5000;
thrust::device_vector<int> a(N);
//填充数组
thrust::sequence(a.begin(),a.end(),0);
//计算数组各个元素之和
int SUM=thrust::reduce(a.begin(),a.end()... | #include <hip/hip_runtime.h>
#include<iostream>
#include<thrust/reduce.h>
#include<thrust/sequence.h>
#include<thrust/host_vector.h>
#include<thrust/device_vector.h>
using namespace std;
int main(){
const int N=5000;
thrust::device_vector<int> a(N);
//填充数组
thrust::sequence(a.begin(),a.end(),0);
//计算数组各个元素之和
int SUM=thr... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void stats_kernal(const float *data, float * device_soln, const int size, const int num_calcs, const int num_threads, const int offset)
{
float sum = 0.0f;
float sum_sq = 0.0f;
int idx = threadIdx.x + blockIdx.x*num_threads + offset;
for(int i = 0; i < size; i++){
int index = i*size + i... | code for sm_80
Function : _Z12stats_kernalPKfPfiiii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e220000002500 *... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void stats_kernal(const float *data, float * device_soln, const int size, const int num_calcs, const int num_threads, const int offset)
{
float sum = 0.0f;
float sum_sq = 0.0f;
int idx = threadIdx.x + blockIdx.x*num_threads + offset;
for(int i = 0; i < size; i++){
int index = i*size + i... | .file "tmpxft_00086080_00000000-6_stats_kernal.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, ... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void stats_kernal(const float *data, float * device_soln, const int size, const int num_calcs, const int num_threads, const int offset)
{
float sum = 0.0f;
float sum_sq = 0.0f;
int idx = threadIdx.x + blockIdx.x*num_threads + offset;
for(int i = 0; i < size; i++){
int index = i*size + i... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void stats_kernal(const float *data, float * device_soln, const int size, const int num_calcs, const int num_threads, const int offset)
{
float sum = 0.0f;
float sum_sq = 0.0f;
int idx = threadIdx.x + blockIdx.x*num_threads + offset;
for(int i = 0; i < size;... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void stats_kernal(const float *data, float * device_soln, const int size, const int num_calcs, const int num_threads, const int offset)
{
float sum = 0.0f;
float sum_sq = 0.0f;
int idx = threadIdx.x + blockIdx.x*num_threads + offset;
for(int i = 0; i < size;... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12stats_kernalPKfPfiiii
.globl _Z12stats_kernalPKfPfiiii
.p2align 8
.type _Z12stats_kernalPKfPfiiii,@function
_Z12stats_kernalPKfPfiiii:
s_clause 0x1
s_load_b64 s[2:3], s[0:1], 0x18
s_load_b32 s4, s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_mul_i32 s... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void stats_kernal(const float *data, float * device_soln, const int size, const int num_calcs, const int num_threads, const int offset)
{
float sum = 0.0f;
float sum_sq = 0.0f;
int idx = threadIdx.x + blockIdx.x*num_threads + offset;
for(int i = 0; i < size;... | .text
.file "stats_kernal.hip"
.globl _Z27__device_stub__stats_kernalPKfPfiiii # -- Begin function _Z27__device_stub__stats_kernalPKfPfiiii
.p2align 4, 0x90
.type _Z27__device_stub__stats_kernalPKfPfiiii,@function
_Z27__device_stub__stats_kernalPKfPfiiii: # @_Z27__device_stub__stats_kernalPKfPfiiii
.cfi_startproc
# %bb... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z12stats_kernalPKfPfiiii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e220000002500 *... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12stats_kernalPKfPfiiii
.globl _Z12stats_kernalPKfPfiiii
.p2align 8
.type _Z12stats_kernalPKfPfiiii,@function
_Z12stats_kernalPKfPfiiii:
s_clause 0x1
s_load_b64 s[2:3], s[0:1], 0x18
s_load_b32 s4, s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_mul_i32 s... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00086080_00000000-6_stats_kernal.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, ... | .text
.file "stats_kernal.hip"
.globl _Z27__device_stub__stats_kernalPKfPfiiii # -- Begin function _Z27__device_stub__stats_kernalPKfPfiiii
.p2align 4, 0x90
.type _Z27__device_stub__stats_kernalPKfPfiiii,@function
_Z27__device_stub__stats_kernalPKfPfiiii: # @_Z27__device_stub__stats_kernalPKfPfiiii
.cfi_startproc
# %bb... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /**
Cで学ぶアルゴリズムとデータ構造
ステップバイステップでＮ−クイーン問題を最適化
一般社団法人 共同通信社 情報技術局 鈴木 維一郎(suzuki.iichiro@kyodonews.jp)
コンパイル
$ nvcc CUDA01_N-Queen.cu -o CUDA01_N-Queen
実行
$ ./CUDA01_N-Queen
1. ブルートフォース 力任せ探索
全ての可能性のある解の候補を体系的に数え上げ、それぞれの解候補が問題の解とな
るかをチェックする方法
(※)各行に１個の王妃を配置する組み合わせを再帰的に列挙組み合わせを生成するだ
けであって8王妃問題を解いているわけではありません
実行結果
:
:
1677... | code for sm_80
Function : _Z30solve_nqueen_cuda_kernel_bt_bmiiPjS_S_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x000000... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /**
Cで学ぶアルゴリズムとデータ構造
ステップバイステップでＮ−クイーン問題を最適化
一般社団法人 共同通信社 情報技術局 鈴木 維一郎(suzuki.iichiro@kyodonews.jp)
コンパイル
$ nvcc CUDA01_N-Queen.cu -o CUDA01_N-Queen
実行
$ ./CUDA01_N-Queen
1. ブルートフォース 力任せ探索
全ての可能性のある解の候補を体系的に数え上げ、それぞれの解候補が問題の解とな
るかをチェックする方法
(※)各行に１個の王妃を配置する組み合わせを再帰的に列挙組み合わせを生成するだ
けであって8王妃問題を解いているわけではありません
実行結果
:
:
1677... | /**
Cで学ぶアルゴリズムとデータ構造
ステップバイステップでＮ−クイーン問題を最適化
一般社団法人 共同通信社 情報技術局 鈴木 維一郎(suzuki.iichiro@kyodonews.jp)
コンパイル
$ nvcc CUDA01_N-Queen.cu -o CUDA01_N-Queen
実行
$ ./CUDA01_N-Queen
1. ブルートフォース 力任せ探索
全ての可能性のある解の候補を体系的に数え上げ、それぞれの解候補が問題の解とな
るかをチェックする方法
(※)各行に１個の王妃を配置する組み合わせを再帰的に列挙組み合わせを生成するだ
けであって8王妃問題を解いているわけではありません
実行結果
:
:
1677... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /**
Cで学ぶアルゴリズムとデータ構造
ステップバイステップでＮ−クイーン問題を最適化
一般社団法人 共同通信社 情報技術局 鈴木 維一郎(suzuki.iichiro@kyodonews.jp)
コンパイル
$ nvcc CUDA01_N-Queen.cu -o CUDA01_N-Queen
実行
$ ./CUDA01_N-Queen
1. ブルートフォース 力任せ探索
全ての可能性のある解の候補を体系的に数え上げ、それぞれの解候補が問題の解とな
るかをチェックする方法
(※)各行に１個の王妃を配置する組み合わせを再帰的に列挙組み合わせを生成するだ
けであって8王妃問題を解いているわけではありません
実行結果
:
:
1677... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z30solve_nqueen_cuda_kernel_bt_bmiiPjS_S_S_i
.globl _Z30solve_nqueen_cuda_kernel_bt_bmiiPjS_S_S_i
.p2align 8
.type _Z30solve_nqueen_cuda_kernel_bt_bmiiPjS_S_S_i,@function
_Z30solve_nqueen_cuda_kernel_bt_bmiiPjS_S_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z30solve_nqueen_cuda_kernel_bt_bmiiPjS_S_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x000000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z30solve_nqueen_cuda_kernel_bt_bmiiPjS_S_S_i
.globl _Z30solve_nqueen_cuda_kernel_bt_bmiiPjS_S_S_i
.p2align 8
.type _Z30solve_nqueen_cuda_kernel_bt_bmiiPjS_S_S_i,@function
_Z30solve_nqueen_cuda_kernel_bt_bmiiPjS_S_S_i:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <thrust/device_vector.h>
#include <thrust/transform.h>
struct Option {
float s0;
float strike;
int expiry;
float volatility;
float riskless;
};
struct computeFinalCall {
private:
const float vsdt;
const float s0;
const float strike;
const int numSteps;
public:
computeFinalCall(float _vsdt, f... | code for sm_80
Function : _ZN3cub17CUB_200700_800_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_800_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagE8discountNS9_21always_true_predicateEEEEEvT0_T1_
.h... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <thrust/device_vector.h>
#include <thrust/transform.h>
struct Option {
float s0;
float strike;
int expiry;
float volatility;
float riskless;
};
struct computeFinalCall {
private:
const float vsdt;
const float s0;
const float strike;
const int numSteps;
public:
computeFinalCall(float _vsdt, f... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <thrust/device_vector.h>
#include <thrust/transform.h>
struct Option {
float s0;
float strike;
int expiry;
float volatility;
float riskless;
};
struct computeFinalCall {
private:
const float vsdt;
const float s0;
const float strike;
const int numSteps;
public:
co... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <thrust/device_vector.h>
#include <thrust/transform.h>
struct Option {
float s0;
float strike;
int expiry;
float volatility;
float riskless;
};
struct computeFinalCall {
private:
const float vsdt;
const float s0;
const float strike;
const int numSteps;
public:
co... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEm... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <cuda_runtime.h>
#include <time.h>
#include <vector>
using namespace std;
const int GPUs[] = {0,5}; // If left blank all available GPUs will be used.
vector<int> g(GPUs, GPUs + sizeof(GPUs)/sizeof(int));
void configure(size_t size, vector<int*> &buffer_s, vector<int*> &buffer_d,
vector<cudaE... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <cuda_runtime.h>
#include <time.h>
#include <vector>
using namespace std;
const int GPUs[] = {0,5}; // If left blank all available GPUs will be used.
vector<int> g(GPUs, GPUs + sizeof(GPUs)/sizeof(int));
void configure(size_t size, vector<int*> &buffer_s, vector<int*> &buffer_d,
vector<cudaE... | .file "tmpxft_000fd74d_00000000-6_nvlink_test.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2934:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <cuda_runtime.h>
#include <time.h>
#include <vector>
using namespace std;
const int GPUs[] = {0,5}; // If left blank all available GPUs will be used.
vector<int> g(GPUs, GPUs + sizeof(GPUs)/sizeof(int));
void configure(size_t size, vector<int*> &buffer_s, vector<int*> &buffer_d,
vector<cudaE... | #include <stdio.h>
#include <hip/hip_runtime.h>
#include <time.h>
#include <vector>
using namespace std;
const int GPUs[] = {0,5}; // If left blank all available GPUs will be used.
vector<int> g(GPUs, GPUs + sizeof(GPUs)/sizeof(int));
void configure(size_t size, vector<int*> &buffer_s, vector<int*> &buffer_d,
vector<hi... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <stdio.h>
#include <hip/hip_runtime.h>
#include <time.h>
#include <vector>
using namespace std;
const int GPUs[] = {0,5}; // If left blank all available GPUs will be used.
vector<int> g(GPUs, GPUs + sizeof(GPUs)/sizeof(int));
void configure(size_t size, vector<int*> &buffer_s, vector<int*> &buffer_d,
vector<hi... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <stdio.h>
#include <hip/hip_runtime.h>
#include <time.h>
#include <vector>
using namespace std;
const int GPUs[] = {0,5}; // If left blank all available GPUs will be used.
vector<int> g(GPUs, GPUs + sizeof(GPUs)/sizeof(int));
void configure(size_t size, vector<int*> &buffer_s, vector<int*> &buffer_d,
vector<hi... | .text
.file "nvlink_test.hip"
.section .text._ZNSt6vectorIiSaIiEED2Ev,"axG",@progbits,_ZNSt6vectorIiSaIiEED2Ev,comdat
.weak _ZNSt6vectorIiSaIiEED2Ev # -- Begin function _ZNSt6vectorIiSaIiEED2Ev
.p2align 4, 0x90
.type _ZNSt6vectorIiSaIiEED2Ev,@function
_ZNSt6vectorIiSaIiEED2Ev: # @_ZNSt6vectorIiSaIi... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <stdlib.h>
#include <cuda_runtime.h>
#include <sys/time.h>
#include <png.h>
#include <math.h>
#define FILTER_RADIUS 3 // M
#define FILTER_AREA ( (2 * FILTER_RADIUS + 1) * (2 * FILTER_RADIUS + 1) ) // (N ^ 2)
#define INV_FILTER_AREA ( 1.0f / (float)FILTER_AREA ) // (1 / r ^ 2)
#define WEIGHT_... | .file "tmpxft_001307c1_00000000-6_knn_image_denoiser.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2069:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <stdlib.h>
#include <cuda_runtime.h>
#include <sys/time.h>
#include <png.h>
#include <math.h>
#define FILTER_RADIUS 3 // M
#define FILTER_AREA ( (2 * FILTER_RADIUS + 1) * (2 * FILTER_RADIUS + 1) ) // (N ^ 2)
#define INV_FILTER_AREA ( 1.0f / (float)FILTER_AREA ) // (1 / r ^ 2)
#define WEIGHT_... | #include <stdio.h>
#include <stdlib.h>
#include <hip/hip_runtime.h>
#include <sys/time.h>
#include <png.h>
#include <math.h>
#define FILTER_RADIUS 3 // M
#define FILTER_AREA ( (2 * FILTER_RADIUS + 1) * (2 * FILTER_RADIUS + 1) ) // (N ^ 2)
#define INV_FILTER_AREA ( 1.0f / (float)FILTER_AREA ) // (1 / r ^ 2)
#define WEIG... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <stdio.h>
#include <stdlib.h>
#include <hip/hip_runtime.h>
#include <sys/time.h>
#include <png.h>
#include <math.h>
#define FILTER_RADIUS 3 // M
#define FILTER_AREA ( (2 * FILTER_RADIUS + 1) * (2 * FILTER_RADIUS + 1) ) // (N ^ 2)
#define INV_FILTER_AREA ( 1.0f / (float)FILTER_AREA ) // (1 / r ^ 2)
#define WEIG... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10knn_filterPhS_ii
.globl _Z10knn_filterPhS_ii
.p2align 8
.type _Z10knn_filterPhS_ii,@function
_Z10knn_filterPhS_ii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x24
s_load_b64 s[6:7], s[0:1], 0x10
v_and_b32_e32 v1, 0x3ff, v0
v_bfe_u32 v9, v0... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <stdio.h>
#include <stdlib.h>
#include <hip/hip_runtime.h>
#include <sys/time.h>
#include <png.h>
#include <math.h>
#define FILTER_RADIUS 3 // M
#define FILTER_AREA ( (2 * FILTER_RADIUS + 1) * (2 * FILTER_RADIUS + 1) ) // (N ^ 2)
#define INV_FILTER_AREA ( 1.0f / (float)FILTER_AREA ) // (1 / r ^ 2)
#define WEIG... | .text
.file "knn_image_denoiser.hip"
.globl _Z13read_png_filePc # -- Begin function _Z13read_png_filePc
.p2align 4, 0x90
.type _Z13read_png_filePc,@function
_Z13read_png_filePc: # @_Z13read_png_filePc
.cfi_startproc
# %bb.0:
pushq %r14
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001307c1_00000000-6_knn_image_denoiser.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2069:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... | .text
.file "knn_image_denoiser.hip"
.globl _Z13read_png_filePc # -- Begin function _Z13read_png_filePc
.p2align 4, 0x90
.type _Z13read_png_filePc,@function
_Z13read_png_filePc: # @_Z13read_png_filePc
.cfi_startproc
# %bb.0:
pushq %r14
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | void CudaFnInit()
{
} | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | void CudaFnInit()
{
} | .file "tmpxft_0007b00f_00000000-6_Init.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | void CudaFnInit()
{
} | #include <hip/hip_runtime.h>
void CudaFnInit()
{
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
void CudaFnInit()
{
} | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
void CudaFnInit()
{
} | .text
.file "Init.hip"
.globl _Z10CudaFnInitv # -- Begin function _Z10CudaFnInitv
.p2align 4, 0x90
.type _Z10CudaFnInitv,@function
_Z10CudaFnInitv: # @_Z10CudaFnInitv
.cfi_startproc
# %bb.0:
retq
.Lfunc_end0:
.size _Z10CudaFnInitv, .Lfunc_end0-_Z10CudaFnInitv
.cfi_endproc
... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0007b00f_00000000-6_Init.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2030:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "Init.hip"
.globl _Z10CudaFnInitv # -- Begin function _Z10CudaFnInitv
.p2align 4, 0x90
.type _Z10CudaFnInitv,@function
_Z10CudaFnInitv: # @_Z10CudaFnInitv
.cfi_startproc
# %bb.0:
retq
.Lfunc_end0:
.size _Z10CudaFnInitv, .Lfunc_end0-_Z10CudaFnInitv
.cfi_endproc
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <cuda.h>
#include <stdio.h>
__global__ void matAddKernel(float* A, float* B, float* C, int width, int height){
int col = blockDim.x*blockIdx.x + threadIdx.x;
int row = blockDim.y*blockIdx.y + threadIdx.y;
int i = col + row*width;
if(i < width*height){
C[i] = A[i] + B[i];
}
}
void matAdd(float* A, float* B, flo... | code for sm_80
Function : _Z12matAddKernelPfS_S_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e220000002500 */... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cuda.h>
#include <stdio.h>
__global__ void matAddKernel(float* A, float* B, float* C, int width, int height){
int col = blockDim.x*blockIdx.x + threadIdx.x;
int row = blockDim.y*blockIdx.y + threadIdx.y;
int i = col + row*width;
if(i < width*height){
C[i] = A[i] + B[i];
}
}
void matAdd(float* A, float* B, flo... | .file "tmpxft_0018f75f_00000000-6_matAdd.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cuda.h>
#include <stdio.h>
__global__ void matAddKernel(float* A, float* B, float* C, int width, int height){
int col = blockDim.x*blockIdx.x + threadIdx.x;
int row = blockDim.y*blockIdx.y + threadIdx.y;
int i = col + row*width;
if(i < width*height){
C[i] = A[i] + B[i];
}
}
void matAdd(float* A, float* B, flo... | #include <hip/hip_runtime.h>
#include <stdio.h>
__global__ void matAddKernel(float* A, float* B, float* C, int width, int height){
int col = blockDim.x*blockIdx.x + threadIdx.x;
int row = blockDim.y*blockIdx.y + threadIdx.y;
int i = col + row*width;
if(i < width*height){
C[i] = A[i] + B[i];
}
}
void matAdd(float* A, fl... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
__global__ void matAddKernel(float* A, float* B, float* C, int width, int height){
int col = blockDim.x*blockIdx.x + threadIdx.x;
int row = blockDim.y*blockIdx.y + threadIdx.y;
int i = col + row*width;
if(i < width*height){
C[i] = A[i] + B[i];
}
}
void matAdd(float* A, fl... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12matAddKernelPfS_S_ii
.globl _Z12matAddKernelPfS_S_ii
.p2align 8
.type _Z12matAddKernelPfS_S_ii,@function
_Z12matAddKernelPfS_S_ii:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x2c
s_load_b64 s[2:3], s[0:1], 0x18
v_bfe_u32 v1, v0, 10, 10
v_and_b32_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
__global__ void matAddKernel(float* A, float* B, float* C, int width, int height){
int col = blockDim.x*blockIdx.x + threadIdx.x;
int row = blockDim.y*blockIdx.y + threadIdx.y;
int i = col + row*width;
if(i < width*height){
C[i] = A[i] + B[i];
}
}
void matAdd(float* A, fl... | .text
.file "matAdd.hip"
.globl _Z27__device_stub__matAddKernelPfS_S_ii # -- Begin function _Z27__device_stub__matAddKernelPfS_S_ii
.p2align 4, 0x90
.type _Z27__device_stub__matAddKernelPfS_S_ii,@function
_Z27__device_stub__matAddKernelPfS_S_ii: # @_Z27__device_stub__matAddKernelPfS_S_ii
.cfi_startproc
# %bb.0:
subq $1... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z12matAddKernelPfS_S_ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x000e220000002500 */... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12matAddKernelPfS_S_ii
.globl _Z12matAddKernelPfS_S_ii
.p2align 8
.type _Z12matAddKernelPfS_S_ii,@function
_Z12matAddKernelPfS_S_ii:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x2c
s_load_b64 s[2:3], s[0:1], 0x18
v_bfe_u32 v1, v0, 10, 10
v_and_b32_... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0018f75f_00000000-6_matAdd.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2061:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "matAdd.hip"
.globl _Z27__device_stub__matAddKernelPfS_S_ii # -- Begin function _Z27__device_stub__matAddKernelPfS_S_ii
.p2align 4, 0x90
.type _Z27__device_stub__matAddKernelPfS_S_ii,@function
_Z27__device_stub__matAddKernelPfS_S_ii: # @_Z27__device_stub__matAddKernelPfS_S_ii
.cfi_startproc
# %bb.0:
subq $1... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
#ifndef __CUDACC__
#define __CUDACC__
#endif
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include<stdio.h>
#include<conio.h>
__global__ void sessional(char *d_name[])
{
printf("\n %s",d_name);
unsigned int t=threadIdx.x;
char *alpha[26];
char lol='d';
for(int i=0;i<23;i++)
alpha[i]=lol++;
alpha[2... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
#ifndef __CUDACC__
#define __CUDACC__
#endif
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include<stdio.h>
#include<conio.h>
__global__ void sessional(char *d_name[])
{
printf("\n %s",d_name);
unsigned int t=threadIdx.x;
char *alpha[26];
char lol='d';
for(int i=0;i<23;i++)
alpha[i]=lol++;
alpha[2... | .file "tmpxft_0006e779_00000000-6_Sakshi_Exploit.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
#ifndef __CUDACC__
#define __CUDACC__
#endif
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include<stdio.h>
#include<conio.h>
__global__ void sessional(char *d_name[])
{
printf("\n %s",d_name);
unsigned int t=threadIdx.x;
char *alpha[26];
char lol='d';
for(int i=0;i<23;i++)
alpha[i]=lol++;
alpha[2... | #include <hip/hip_runtime.h>
/*
#ifndef __CUDACC__
#define __CUDACC__
#endif
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include<stdio.h>
#include<conio.h>
__global__ void sessional(char *d_name[])
{
printf("\n %s",d_name);
unsigned int t=threadIdx.x;
char *alpha[26];
char lol='d';
for(int i=0;i<23... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
/*
#ifndef __CUDACC__
#define __CUDACC__
#endif
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include<stdio.h>
#include<conio.h>
__global__ void sessional(char *d_name[])
{
printf("\n %s",d_name);
unsigned int t=threadIdx.x;
char *alpha[26];
char lol='d';
for(int i=0;i<23... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
/*
#ifndef __CUDACC__
#define __CUDACC__
#endif
#include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include<stdio.h>
#include<conio.h>
__global__ void sessional(char *d_name[])
{
printf("\n %s",d_name);
unsigned int t=threadIdx.x;
char *alpha[26];
char lol='d';
for(int i=0;i<23... | .text
.file "Sakshi_Exploit.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-p... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0006e779_00000000-6_Sakshi_Exploit.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8... | .text
.file "Sakshi_Exploit.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-p... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
@EECE528 Project - BDD Parallelization
@Authors: Yu Lei, Haotian Zhang
@Date: 2017/12/3
*/
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include"cuda.h"
#define MAXNODENUM 16000
#define MAXLINE 256 /* Maximum length of each input line read. */
typedef struct bddNode_ {
float index;
int ... | code for sm_80
Function : _Z11check_nodeciPiP8bddNode_S1_PfPS1_S3_S2_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R9, SR_CTAID.X ; /* 0x00000000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
@EECE528 Project - BDD Parallelization
@Authors: Yu Lei, Haotian Zhang
@Date: 2017/12/3
*/
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include"cuda.h"
#define MAXNODENUM 16000
#define MAXLINE 256 /* Maximum length of each input line read. */
typedef struct bddNode_ {
float index;
int ... | .file "tmpxft_0004b821_00000000-6_Haotian_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2069:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, ... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
@EECE528 Project - BDD Parallelization
@Authors: Yu Lei, Haotian Zhang
@Date: 2017/12/3
*/
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include"cuda.h"
#define MAXNODENUM 16000
#define MAXLINE 256 /* Maximum length of each input line read. */
typedef struct bddNode_ {
float index;
int ... | /*
@EECE528 Project - BDD Parallelization
@Authors: Yu Lei, Haotian Zhang
@Date: 2017/12/3
*/
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include"hip/hip_runtime.h"
#define MAXNODENUM 16000
#define MAXLINE 256 /* Maximum length of each input line read. */
typedef struct bddNode_ {
float ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /*
@EECE528 Project - BDD Parallelization
@Authors: Yu Lei, Haotian Zhang
@Date: 2017/12/3
*/
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include"hip/hip_runtime.h"
#define MAXNODENUM 16000
#define MAXLINE 256 /* Maximum length of each input line read. */
typedef struct bddNode_ {
float ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11check_nodeciPiP8bddNode_S1_PfPS1_S3_S2_
.globl _Z11check_nodeciPiP8bddNode_S1_PfPS1_S3_S2_
.p2align 8
.type _Z11check_nodeciPiP8bddNode_S1_PfPS1_S3_S2_,@function
_Z11check_nodeciPiP8bddNode_S1_PfPS1_S3_S2_:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x4c
s_loa... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /*
@EECE528 Project - BDD Parallelization
@Authors: Yu Lei, Haotian Zhang
@Date: 2017/12/3
*/
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <math.h>
#include"hip/hip_runtime.h"
#define MAXNODENUM 16000
#define MAXLINE 256 /* Maximum length of each input line read. */
typedef struct bddNode_ {
float ... | .text
.file "Haotian_cuda.hip"
.globl _Z11bddTreeInitP8bddTree_ # -- Begin function _Z11bddTreeInitP8bddTree_
.p2align 4, 0x90
.type _Z11bddTreeInitP8bddTree_,@function
_Z11bddTreeInitP8bddTree_: # @_Z11bddTreeInitP8bddTree_
.cfi_startproc
# %bb.0:
pushq %r14
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_de... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z11check_nodeciPiP8bddNode_S1_PfPS1_S3_S2_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R9, SR_CTAID.X ; /* 0x00000000... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11check_nodeciPiP8bddNode_S1_PfPS1_S3_S2_
.globl _Z11check_nodeciPiP8bddNode_S1_PfPS1_S3_S2_
.p2align 8
.type _Z11check_nodeciPiP8bddNode_S1_PfPS1_S3_S2_,@function
_Z11check_nodeciPiP8bddNode_S1_PfPS1_S3_S2_:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x4c
s_loa... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <stdlib.h>
#define SIZE 10
int main(int argc , char **argv){
int * p;
cudaError_t err;
err=cudaMalloc((void**)&p,SIZE*sizeof(int));
if( err != cudaSuccess)
{
printf("CUDA error: %s\n", cudaGetErrorString(err));
exit(-1);
}
int i;
for(i=0;i<SIZE;i++){
//Accessing variables allocated on globa... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <stdlib.h>
#define SIZE 10
int main(int argc , char **argv){
int * p;
cudaError_t err;
err=cudaMalloc((void**)&p,SIZE*sizeof(int));
if( err != cudaSuccess)
{
printf("CUDA error: %s\n", cudaGetErrorString(err));
exit(-1);
}
int i;
for(i=0;i<SIZE;i++){
//Accessing variables allocated on globa... | .file "tmpxft_000d226f_00000000-6_m2.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <stdlib.h>
#define SIZE 10
int main(int argc , char **argv){
int * p;
cudaError_t err;
err=cudaMalloc((void**)&p,SIZE*sizeof(int));
if( err != cudaSuccess)
{
printf("CUDA error: %s\n", cudaGetErrorString(err));
exit(-1);
}
int i;
for(i=0;i<SIZE;i++){
//Accessing variables allocated on globa... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#define SIZE 10
int main(int argc , char **argv){
int * p;
hipError_t err;
err=hipMalloc((void**)&p,SIZE*sizeof(int));
if( err != hipSuccess)
{
printf("CUDA error: %s\n", hipGetErrorString(err));
exit(-1);
}
int i;
for(i=0;i<SIZE;i++){
//Accessing var... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#define SIZE 10
int main(int argc , char **argv){
int * p;
hipError_t err;
err=hipMalloc((void**)&p,SIZE*sizeof(int));
if( err != hipSuccess)
{
printf("CUDA error: %s\n", hipGetErrorString(err));
exit(-1);
}
int i;
for(i=0;i<SIZE;i++){
//Accessing var... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <stdlib.h>
#define SIZE 10
int main(int argc , char **argv){
int * p;
hipError_t err;
err=hipMalloc((void**)&p,SIZE*sizeof(int));
if( err != hipSuccess)
{
printf("CUDA error: %s\n", hipGetErrorString(err));
exit(-1);
}
int i;
for(i=0;i<SIZE;i++){
//Accessing var... | .text
.file "m2.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rax
.cfi_def_cfa_offset 16
movq %rsp, %rdi
movl $40, %esi
callq hipMalloc
testl %eax, %eax
jne .LBB0_4
# %bb.1: ... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000d226f_00000000-6_m2.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cfi_... | .text
.file "m2.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rax
.cfi_def_cfa_offset 16
movq %rsp, %rdi
movl $40, %esi
callq hipMalloc
testl %eax, %eax
jne .LBB0_4
# %bb.1: ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
static unsigned int GRID_SIZE_N;
static unsigned int GRID_SIZE_4N;
static unsigned int MAX_STATE_VALUE;
__global__ static void cudaTIGammaKernel(double *extEV, double *x2, double *x3, unsigned char *tipX1, unsigned char *tipX2, double *r, double *uX1, double *uX2) {
__shared__ volatile double ump[... | code for sm_80
Function : _Z17cudaTIGammaKernelPdS_S_PhS0_S_S_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R20, SR_TID.X ; /* 0x00000000001479... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
static unsigned int GRID_SIZE_N;
static unsigned int GRID_SIZE_4N;
static unsigned int MAX_STATE_VALUE;
__global__ static void cudaTIGammaKernel(double *extEV, double *x2, double *x3, unsigned char *tipX1, unsigned char *tipX2, double *r, double *uX1, double *uX2) {
__shared__ volatile double ump[... | .file "tmpxft_00099742_00000000-6_cudaTIGammaKernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
static unsigned int GRID_SIZE_N;
static unsigned int GRID_SIZE_4N;
static unsigned int MAX_STATE_VALUE;
__global__ static void cudaTIGammaKernel(double *extEV, double *x2, double *x3, unsigned char *tipX1, unsigned char *tipX2, double *r, double *uX1, double *uX2) {
__shared__ volatile double ump[... | #include <hip/hip_runtime.h>
#include "includes.h"
static unsigned int GRID_SIZE_N;
static unsigned int GRID_SIZE_4N;
static unsigned int MAX_STATE_VALUE;
__global__ static void cudaTIGammaKernel(double *extEV, double *x2, double *x3, unsigned char *tipX1, unsigned char *tipX2, double *r, double *uX1, double *uX2) {
__... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
static unsigned int GRID_SIZE_N;
static unsigned int GRID_SIZE_4N;
static unsigned int MAX_STATE_VALUE;
__global__ static void cudaTIGammaKernel(double *extEV, double *x2, double *x3, unsigned char *tipX1, unsigned char *tipX2, double *r, double *uX1, double *uX2) {
__... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.section .text._ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_,"axG",@progbits,_ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_,comdat
.globl _ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_
.p2align 8
.type _ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_,@function
_ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
static unsigned int GRID_SIZE_N;
static unsigned int GRID_SIZE_4N;
static unsigned int MAX_STATE_VALUE;
__global__ static void cudaTIGammaKernel(double *extEV, double *x2, double *x3, unsigned char *tipX1, unsigned char *tipX2, double *r, double *uX1, double *uX2) {
__... | .text
.file "cudaTIGammaKernel.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llv... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z17cudaTIGammaKernelPdS_S_PhS0_S_S_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R20, SR_TID.X ; /* 0x00000000001479... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.section .text._ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_,"axG",@progbits,_ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_,comdat
.globl _ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_
.p2align 8
.type _ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_,@function
_ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.