system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /* Teste la peformance de rsqrt sur un grand nombre de valeurs aléatoires (version GPU)
* À compiler avec `nvcc perf_gpu.cu -o test -O3` (requière CUDA!)
*/
#include <cmath>
#include <chrono>
#include <iostream>
#include <hip/hip_runtime.h>
#define N_FLOAT 100000000
#define MAX_FLOAT 1000
__global__ void rsqrt_vec(floa... | .text
.file "perf_gpu.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z24__device_stub__rsqrt_vecPfi # -- Begin function _Z24__device_stub__rsqrt_vecPfi
.p2align 4, 0x... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z9rsqrt_vecPfi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e280000002500 */
/*0020*/... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9rsqrt_vecPfi
.globl _Z9rsqrt_vecPfi
.p2align 8
.type _Z9rsqrt_vecPfi,@function
_Z9rsqrt_vecPfi:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x1c
s_load_b32 s3, s[0:1], 0x8
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu i... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0004b11c_00000000-6_perf_gpu.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3771:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaU... | .text
.file "perf_gpu.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z24__device_stub__rsqrt_vecPfi # -- Begin function _Z24__device_stub__rsqrt_vecPfi
.p2align 4, 0x... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
const int N = 1;
const int blocksize = 1;
__global__ void kernelFunc() {
}
int main() {
int b[N] = {4};
int *bd;
const int isize = N*sizeof(int);
printf("%i", *b);
cudaMalloc( (void**)&bd, isize );
cudaMemcpy( bd, b, isize, cudaMemcpyHostToDevice );
// Allocate a big chunk of memory as a trigger
... | code for sm_80
Function : _Z10kernelFuncv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea0003800000 */
/*0020*/ BRA 0x20; /* ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
const int N = 1;
const int blocksize = 1;
__global__ void kernelFunc() {
}
int main() {
int b[N] = {4};
int *bd;
const int isize = N*sizeof(int);
printf("%i", *b);
cudaMalloc( (void**)&bd, isize );
cudaMemcpy( bd, b, isize, cudaMemcpyHostToDevice );
// Allocate a big chunk of memory as a trigger
... | .file "tmpxft_000895fa_00000000-6_barebone.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
const int N = 1;
const int blocksize = 1;
__global__ void kernelFunc() {
}
int main() {
int b[N] = {4};
int *bd;
const int isize = N*sizeof(int);
printf("%i", *b);
cudaMalloc( (void**)&bd, isize );
cudaMemcpy( bd, b, isize, cudaMemcpyHostToDevice );
// Allocate a big chunk of memory as a trigger
... | #include <hip/hip_runtime.h>
#include <stdio.h>
const int N = 1;
const int blocksize = 1;
__global__ void kernelFunc() {
}
int main() {
int b[N] = {4};
int *bd;
const int isize = N*sizeof(int);
printf("%i", *b);
hipMalloc( (void**)&bd, isize );
hipMemcpy( bd, b, isize, hipMemcpyHostToDevice );
// Allocate a big chu... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
const int N = 1;
const int blocksize = 1;
__global__ void kernelFunc() {
}
int main() {
int b[N] = {4};
int *bd;
const int isize = N*sizeof(int);
printf("%i", *b);
hipMalloc( (void**)&bd, isize );
hipMemcpy( bd, b, isize, hipMemcpyHostToDevice );
// Allocate a big chu... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10kernelFuncv
.globl _Z10kernelFuncv
.p2align 8
.type _Z10kernelFuncv,@function
_Z10kernelFuncv:
s_endpgm
.section .rodata,"a",@progbits
.p2align 6, 0x0
.amdhsa_kernel _Z10kernelFuncv
.amdhsa_group_segment_fixed_size 0
.am... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
const int N = 1;
const int blocksize = 1;
__global__ void kernelFunc() {
}
int main() {
int b[N] = {4};
int *bd;
const int isize = N*sizeof(int);
printf("%i", *b);
hipMalloc( (void**)&bd, isize );
hipMemcpy( bd, b, isize, hipMemcpyHostToDevice );
// Allocate a big chu... | .text
.file "barebone.hip"
.globl _Z25__device_stub__kernelFuncv # -- Begin function _Z25__device_stub__kernelFuncv
.p2align 4, 0x90
.type _Z25__device_stub__kernelFuncv,@function
_Z25__device_stub__kernelFuncv: # @_Z25__device_stub__kernelFuncv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
lea... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z10kernelFuncv
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ EXIT ; /* 0x000000000000794d */
/* 0x000fea0003800000 */
/*0020*/ BRA 0x20; /* ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10kernelFuncv
.globl _Z10kernelFuncv
.p2align 8
.type _Z10kernelFuncv,@function
_Z10kernelFuncv:
s_endpgm
.section .rodata,"a",@progbits
.p2align 6, 0x0
.amdhsa_kernel _Z10kernelFuncv
.amdhsa_group_segment_fixed_size 0
.am... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000895fa_00000000-6_barebone.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... | .text
.file "barebone.hip"
.globl _Z25__device_stub__kernelFuncv # -- Begin function _Z25__device_stub__kernelFuncv
.p2align 4, 0x90
.type _Z25__device_stub__kernelFuncv,@function
_Z25__device_stub__kernelFuncv: # @_Z25__device_stub__kernelFuncv
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
lea... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<stdio.h>
#include<cuda.h>
#include<time.h>
__global__ void hello()
{
printf("GPU:: Hello world!!\n");
}
int main()
{
hello<<<1,10>>>();
cudaDeviceSynchronize();
return 0;
} | code for sm_80
Function : _Z5hellov
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ MOV R0, 0x0 ; /* 0x0000000000007802 */
/* 0x000fe20000000f00 */
/*00... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
#include<cuda.h>
#include<time.h>
__global__ void hello()
{
printf("GPU:: Hello world!!\n");
}
int main()
{
hello<<<1,10>>>();
cudaDeviceSynchronize();
return 0;
} | .file "tmpxft_000d3475_00000000-6_hello_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<stdio.h>
#include<cuda.h>
#include<time.h>
__global__ void hello()
{
printf("GPU:: Hello world!!\n");
}
int main()
{
hello<<<1,10>>>();
cudaDeviceSynchronize();
return 0;
} | #include<stdio.h>
#include<hip/hip_runtime.h>
#include<time.h>
__global__ void hello()
{
printf("GPU:: Hello world!!\n");
}
int main()
{
hello<<<1,10>>>();
hipDeviceSynchronize();
return 0;
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include<stdio.h>
#include<hip/hip_runtime.h>
#include<time.h>
__global__ void hello()
{
printf("GPU:: Hello world!!\n");
}
int main()
{
hello<<<1,10>>>();
hipDeviceSynchronize();
return 0;
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z5hellov
.globl _Z5hellov
.p2align 8
.type _Z5hellov,@function
_Z5hellov:
s_load_b64 s[2:3], s[0:1], 0x50
v_mbcnt_lo_u32_b32 v20, -1, 0
v_mov_b32_e32 v6, 0
s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | inst... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include<stdio.h>
#include<hip/hip_runtime.h>
#include<time.h>
__global__ void hello()
{
printf("GPU:: Hello world!!\n");
}
int main()
{
hello<<<1,10>>>();
hipDeviceSynchronize();
return 0;
} | .text
.file "hello_cuda.hip"
.globl _Z20__device_stub__hellov # -- Begin function _Z20__device_stub__hellov
.p2align 4, 0x90
.type _Z20__device_stub__hellov,@function
_Z20__device_stub__hellov: # @_Z20__device_stub__hellov
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
leaq 32(%rsp), %... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z5hellov
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ MOV R0, 0x0 ; /* 0x0000000000007802 */
/* 0x000fe20000000f00 */
/*00... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z5hellov
.globl _Z5hellov
.p2align 8
.type _Z5hellov,@function
_Z5hellov:
s_load_b64 s[2:3], s[0:1], 0x50
v_mbcnt_lo_u32_b32 v20, -1, 0
v_mov_b32_e32 v6, 0
s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | inst... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000d3475_00000000-6_hello_cuda.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... | .text
.file "hello_cuda.hip"
.globl _Z20__device_stub__hellov # -- Begin function _Z20__device_stub__hellov
.p2align 4, 0x90
.type _Z20__device_stub__hellov,@function
_Z20__device_stub__hellov: # @_Z20__device_stub__hellov
.cfi_startproc
# %bb.0:
subq $56, %rsp
.cfi_def_cfa_offset 64
leaq 32(%rsp), %... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<stdio.h>
//#include<cuda.h>
#include<cuda_runtime.h>
#define N 4
#define BLOCK_DIM 4
__global__ void matrixAdd (int *dev_a);
int main() {
int a[N*N]={};
int i;
for(i=0;i<16;i++)
{
printf("Enter the %dth element= ",i);
// a[i]=i*2;
scanf("%d",&a[i]);
}
int *dev_a;
//int dev_b;
int size = N * N * sizeof(int);
//... | code for sm_80
Function : _Z9matrixAddPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc800078e00ff */
/*0010*/ S2R R3, SR_CTAID.Y ; /* 0x0000000000037919 */
/* 0x000e22000000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
//#include<cuda.h>
#include<cuda_runtime.h>
#define N 4
#define BLOCK_DIM 4
__global__ void matrixAdd (int *dev_a);
int main() {
int a[N*N]={};
int i;
for(i=0;i<16;i++)
{
printf("Enter the %dth element= ",i);
// a[i]=i*2;
scanf("%d",&a[i]);
}
int *dev_a;
//int dev_b;
int size = N * N * sizeof(int);
//... | .file "tmpxft_000ca565_00000000-6_lookup2d.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<stdio.h>
//#include<cuda.h>
#include<cuda_runtime.h>
#define N 4
#define BLOCK_DIM 4
__global__ void matrixAdd (int *dev_a);
int main() {
int a[N*N]={};
int i;
for(i=0;i<16;i++)
{
printf("Enter the %dth element= ",i);
// a[i]=i*2;
scanf("%d",&a[i]);
}
int *dev_a;
//int dev_b;
int size = N * N * sizeof(int);
//... | #include<stdio.h>
//#include<cuda.h>
#include<hip/hip_runtime.h>
#define N 4
#define BLOCK_DIM 4
__global__ void matrixAdd (int *dev_a);
int main() {
int a[N*N]={};
int i;
for(i=0;i<16;i++)
{
printf("Enter the %dth element= ",i);
// a[i]=i*2;
scanf("%d",&a[i]);
}
int *dev_a;
//int dev_b;
int size = N * N * sizeof(int);... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include<stdio.h>
//#include<cuda.h>
#include<hip/hip_runtime.h>
#define N 4
#define BLOCK_DIM 4
__global__ void matrixAdd (int *dev_a);
int main() {
int a[N*N]={};
int i;
for(i=0;i<16;i++)
{
printf("Enter the %dth element= ",i);
// a[i]=i*2;
scanf("%d",&a[i]);
}
int *dev_a;
//int dev_b;
int size = N * N * sizeof(int);... | .text
.file "lookup2d.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %r14
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
subq $152, %rsp
.cfi_def_cfa_offset 176
.cfi_offset... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000ca565_00000000-6_lookup2d.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp... | .text
.file "lookup2d.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %r14
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
subq $152, %rsp
.cfi_def_cfa_offset 176
.cfi_offset... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cuda.h>
#include <stdio.h>
#include <iostream>
#include <time.h>
//ATTENZIONE:
//NB: l'algoritmo qui usato (ed esposto dalla prof) nel caso in cui si voglia usare SHARED MEMORY NON funziona nel caso in cui il raggio sia minore del numero di thread MINIMO che lavorano in un blocco
//allora l'algoritmo non funz... | .file "tmpxft_0003bedc_00000000-6_stencil_vettore.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3675:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call ... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cuda.h>
#include <stdio.h>
#include <iostream>
#include <time.h>
//ATTENZIONE:
//NB: l'algoritmo qui usato (ed esposto dalla prof) nel caso in cui si voglia usare SHARED MEMORY NON funziona nel caso in cui il raggio sia minore del numero di thread MINIMO che lavorano in un blocco
//allora l'algoritmo non funz... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <iostream>
#include <time.h>
//ATTENZIONE:
//NB: l'algoritmo qui usato (ed esposto dalla prof) nel caso in cui si voglia usare SHARED MEMORY NON funziona nel caso in cui il raggio sia minore del numero di thread MINIMO che lavorano in un blocco
//allora l'algorit... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <iostream>
#include <time.h>
//ATTENZIONE:
//NB: l'algoritmo qui usato (ed esposto dalla prof) nel caso in cui si voglia usare SHARED MEMORY NON funziona nel caso in cui il raggio sia minore del numero di thread MINIMO che lavorano in un blocco
//allora l'algorit... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10stencilGPUPiS_ii
.globl _Z10stencilGPUPiS_ii
.p2align 8
.type _Z10stencilGPUPiS_ii,@function
_Z10stencilGPUPiS_ii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x24
s_load_b32 s4, s[0:1], 0x10
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <iostream>
#include <time.h>
//ATTENZIONE:
//NB: l'algoritmo qui usato (ed esposto dalla prof) nel caso in cui si voglia usare SHARED MEMORY NON funziona nel caso in cui il raggio sia minore del numero di thread MINIMO che lavorano in un blocco
//allora l'algorit... | .text
.file "stencil_vettore.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z10stencilCPUPiS_ii # -- Begin function _Z10stencilCPUPiS_ii
.p2align 4, 0x90
.... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0003bedc_00000000-6_stencil_vettore.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3675:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call ... | .text
.file "stencil_vettore.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z10stencilCPUPiS_ii # -- Begin function _Z10stencilCPUPiS_ii
.p2align 4, 0x90
.... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <cuda.h>
#include <iostream>
using namespace std;
/* Simple Cuda Program
* - Compile and run
* - kernel execution parameters
* - error check
*/
__global__ void addOne(double *a) {
int b = blockIdx.x;
int t = threadIdx.x;
int i = b * blockDim.x + t;
a[i]++;
}
int main() {
int n = 2048;
double *data = (double... | code for sm_80
Function : _Z6addOnePd
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e220000002500 */
/*0020*/ HFM... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cuda.h>
#include <iostream>
using namespace std;
/* Simple Cuda Program
* - Compile and run
* - kernel execution parameters
* - error check
*/
__global__ void addOne(double *a) {
int b = blockIdx.x;
int t = threadIdx.x;
int i = b * blockDim.x + t;
a[i]++;
}
int main() {
int n = 2048;
double *data = (double... | .file "tmpxft_000f7598_00000000-6_ex1.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregi... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cuda.h>
#include <iostream>
using namespace std;
/* Simple Cuda Program
* - Compile and run
* - kernel execution parameters
* - error check
*/
__global__ void addOne(double *a) {
int b = blockIdx.x;
int t = threadIdx.x;
int i = b * blockDim.x + t;
a[i]++;
}
int main() {
int n = 2048;
double *data = (double... | #include <hip/hip_runtime.h>
#include <iostream>
using namespace std;
/* Simple Cuda Program
* - Compile and run
* - kernel execution parameters
* - error check
*/
__global__ void addOne(double *a) {
int b = blockIdx.x;
int t = threadIdx.x;
int i = b * blockDim.x + t;
a[i]++;
}
int main() {
int n = 2048;
double *dat... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <iostream>
using namespace std;
/* Simple Cuda Program
* - Compile and run
* - kernel execution parameters
* - error check
*/
__global__ void addOne(double *a) {
int b = blockIdx.x;
int t = threadIdx.x;
int i = b * blockDim.x + t;
a[i]++;
}
int main() {
int n = 2048;
double *dat... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6addOnePd
.globl _Z6addOnePd
.p2align 8
.type _Z6addOnePd,@function
_Z6addOnePd:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x14
s_load_b64 s[0:1], s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu insti... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <iostream>
using namespace std;
/* Simple Cuda Program
* - Compile and run
* - kernel execution parameters
* - error check
*/
__global__ void addOne(double *a) {
int b = blockIdx.x;
int t = threadIdx.x;
int i = b * blockDim.x + t;
a[i]++;
}
int main() {
int n = 2048;
double *dat... | .text
.file "ex1.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z21__device_stub__addOnePd # -- Begin function _Z21__device_stub__addOnePd
.p2align 4, 0x90
.type ... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z6addOnePd
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */
/* 0x000e220000002500 */
/*0020*/ HFM... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6addOnePd
.globl _Z6addOnePd
.p2align 8
.type _Z6addOnePd,@function
_Z6addOnePd:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x14
s_load_b64 s[0:1], s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu insti... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000f7598_00000000-6_ex1.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregi... | .text
.file "ex1.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z21__device_stub__addOnePd # -- Begin function _Z21__device_stub__addOnePd
.p2align 4, 0x90
.type ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void translate_2D(float* coords, size_t dim_y, size_t dim_x, float seg_y, float seg_x){
size_t index = blockIdx.x * blockDim.x + threadIdx.x;
size_t total = dim_x * dim_y;
if(index < total){
coords[index] += seg_y;
coords[index + total] += seg_x;
__syncthreads();
}
} | code for sm_80
Function : _Z12translate_2DPfmmff
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */
/* 0x000e... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void translate_2D(float* coords, size_t dim_y, size_t dim_x, float seg_y, float seg_x){
size_t index = blockIdx.x * blockDim.x + threadIdx.x;
size_t total = dim_x * dim_y;
if(index < total){
coords[index] += seg_y;
coords[index + total] += seg_x;
__syncthreads();
}
} | .file "tmpxft_000a63c5_00000000-6_translate_2D.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, ... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void translate_2D(float* coords, size_t dim_y, size_t dim_x, float seg_y, float seg_x){
size_t index = blockIdx.x * blockDim.x + threadIdx.x;
size_t total = dim_x * dim_y;
if(index < total){
coords[index] += seg_y;
coords[index + total] += seg_x;
__syncthreads();
}
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void translate_2D(float* coords, size_t dim_y, size_t dim_x, float seg_y, float seg_x){
size_t index = blockIdx.x * blockDim.x + threadIdx.x;
size_t total = dim_x * dim_y;
if(index < total){
coords[index] += seg_y;
coords[index + total] += seg_x;
__syncthrea... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void translate_2D(float* coords, size_t dim_y, size_t dim_x, float seg_y, float seg_x){
size_t index = blockIdx.x * blockDim.x + threadIdx.x;
size_t total = dim_x * dim_y;
if(index < total){
coords[index] += seg_y;
coords[index + total] += seg_x;
__syncthrea... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12translate_2DPfmmff
.globl _Z12translate_2DPfmmff
.p2align 8
.type _Z12translate_2DPfmmff,@function
_Z12translate_2DPfmmff:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b128 s[4:7], s[0:1], 0x8
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void translate_2D(float* coords, size_t dim_y, size_t dim_x, float seg_y, float seg_x){
size_t index = blockIdx.x * blockDim.x + threadIdx.x;
size_t total = dim_x * dim_y;
if(index < total){
coords[index] += seg_y;
coords[index + total] += seg_x;
__syncthrea... | .text
.file "translate_2D.hip"
.globl _Z27__device_stub__translate_2DPfmmff # -- Begin function _Z27__device_stub__translate_2DPfmmff
.p2align 4, 0x90
.type _Z27__device_stub__translate_2DPfmmff,@function
_Z27__device_stub__translate_2DPfmmff: # @_Z27__device_stub__translate_2DPfmmff
.cfi_startproc
# %bb.0:
subq $120,... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z12translate_2DPfmmff
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */
/* 0x000e... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12translate_2DPfmmff
.globl _Z12translate_2DPfmmff
.p2align 8
.type _Z12translate_2DPfmmff,@function
_Z12translate_2DPfmmff:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x2c
s_load_b128 s[4:7], s[0:1], 0x8
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000a63c5_00000000-6_translate_2D.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, ... | .text
.file "translate_2D.hip"
.globl _Z27__device_stub__translate_2DPfmmff # -- Begin function _Z27__device_stub__translate_2DPfmmff
.p2align 4, 0x90
.type _Z27__device_stub__translate_2DPfmmff,@function
_Z27__device_stub__translate_2DPfmmff: # @_Z27__device_stub__translate_2DPfmmff
.cfi_startproc
# %bb.0:
subq $120,... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
Modified from
https://github.com/sshaoshuai/PCDet/blob/master/pcdet/ops/roipoint_pool3d/src/roipoint_pool3d_kernel.cu
Point cloud feature pooling
Written by Shaoshuai Shi
All Rights Reserved 2018.
*/
#include <math.h>
#include <stdio.h>
#define THREADS_PER_BLOCK 256
#define DIVUP(m,n) ((m) / (n) + ((m) % (n) > 0))
/... | .file "tmpxft_0013cd18_00000000-6_roipoint_pool3d_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2062:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
Modified from
https://github.com/sshaoshuai/PCDet/blob/master/pcdet/ops/roipoint_pool3d/src/roipoint_pool3d_kernel.cu
Point cloud feature pooling
Written by Shaoshuai Shi
All Rights Reserved 2018.
*/
#include <math.h>
#include <stdio.h>
#define THREADS_PER_BLOCK 256
#define DIVUP(m,n) ((m) / (n) + ((m) % (n) > 0))
/... | /*
Modified from
https://github.com/sshaoshuai/PCDet/blob/master/pcdet/ops/roipoint_pool3d/src/roipoint_pool3d_kernel.cu
Point cloud feature pooling
Written by Shaoshuai Shi
All Rights Reserved 2018.
*/
#include <hip/hip_runtime.h>
#include <math.h>
#include <stdio.h>
#define THREADS_PER_BLOCK 256
#define DIVUP(m,n) ((... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /*
Modified from
https://github.com/sshaoshuai/PCDet/blob/master/pcdet/ops/roipoint_pool3d/src/roipoint_pool3d_kernel.cu
Point cloud feature pooling
Written by Shaoshuai Shi
All Rights Reserved 2018.
*/
#include <hip/hip_runtime.h>
#include <math.h>
#include <stdio.h>
#define THREADS_PER_BLOCK 256
#define DIVUP(m,n) ((... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z19assign_pts_to_box3diiiPKfS0_Pi
.globl _Z19assign_pts_to_box3diiiPKfS0_Pi
.p2align 8
.type _Z19assign_pts_to_box3diiiPKfS0_Pi,@function
_Z19assign_pts_to_box3diiiPKfS0_Pi:
s_clause 0x2
s_load_b32 s5, s[0:1], 0x34
s_load_b64 s[2:3], s[0:1], 0x0
s_load... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /*
Modified from
https://github.com/sshaoshuai/PCDet/blob/master/pcdet/ops/roipoint_pool3d/src/roipoint_pool3d_kernel.cu
Point cloud feature pooling
Written by Shaoshuai Shi
All Rights Reserved 2018.
*/
#include <hip/hip_runtime.h>
#include <math.h>
#include <stdio.h>
#define THREADS_PER_BLOCK 256
#define DIVUP(m,n) ((... | .text
.file "roipoint_pool3d_kernel.hip"
.globl _Z34__device_stub__assign_pts_to_box3diiiPKfS0_Pi # -- Begin function _Z34__device_stub__assign_pts_to_box3diiiPKfS0_Pi
.p2align 4, 0x90
.type _Z34__device_stub__assign_pts_to_box3diiiPKfS0_Pi,@function
_Z34__device_stub__assign_pts_to_box3diiiPKfS0_Pi: # @_Z34__device_st... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0013cd18_00000000-6_roipoint_pool3d_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2062:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT... | .text
.file "roipoint_pool3d_kernel.hip"
.globl _Z34__device_stub__assign_pts_to_box3diiiPKfS0_Pi # -- Begin function _Z34__device_stub__assign_pts_to_box3diiiPKfS0_Pi
.p2align 4, 0x90
.type _Z34__device_stub__assign_pts_to_box3diiiPKfS0_Pi,@function
_Z34__device_stub__assign_pts_to_box3diiiPKfS0_Pi: # @_Z34__device_st... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
============================================================================
Name : lab_1.cu
Author : Boyarskikh_Nikita
Version :
Copyright :
Description : CUDA compute reciprocals
============================================================================
*/
#include <iostream>
#include <stdlib.h>
static void Che... | code for sm_80
Function : _Z16reciprocalKernelPfS_fffj
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ I2F.U32 R2, c[0x0][0x17c] ; /* 0x00005f0000027b06... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
============================================================================
Name : lab_1.cu
Author : Boyarskikh_Nikita
Version :
Copyright :
Description : CUDA compute reciprocals
============================================================================
*/
#include <iostream>
#include <stdlib.h>
static void Che... | .file "tmpxft_00091e25_00000000-6_lab_1.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
.section .rodata.str1.1,"aMS",@progbits,1
.LC0:
.string " returned "
.LC1:
.string "("
.LC2:
.string ") at "
.LC3:
.string ":"
#NO_APP
.text
.type _ZL17CheckCudaErrorAuxPKcjS0_9cudaError, @function
_ZL17CheckCudaErrorAux... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
============================================================================
Name : lab_1.cu
Author : Boyarskikh_Nikita
Version :
Copyright :
Description : CUDA compute reciprocals
============================================================================
*/
#include <iostream>
#include <stdlib.h>
static void Che... | /*
============================================================================
Name : lab_1.cu
Author : Boyarskikh_Nikita
Version :
Copyright :
Description : CUDA compute reciprocals
============================================================================
*/
#include <hip/hip_runtime.h>
#include <iostream>
#inclu... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /*
============================================================================
Name : lab_1.cu
Author : Boyarskikh_Nikita
Version :
Copyright :
Description : CUDA compute reciprocals
============================================================================
*/
#include <hip/hip_runtime.h>
#include <iostream>
#inclu... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z16reciprocalKernelPfS_fffj
.globl _Z16reciprocalKernelPfS_fffj
.p2align 8
.type _Z16reciprocalKernelPfS_fffj,@function
_Z16reciprocalKernelPfS_fffj:
s_clause 0x2
s_load_b32 s3, s[0:1], 0x1c
s_load_b32 s2, s[0:1], 0x14
s_load_b32 s4, s[0:1], 0x2c... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /*
============================================================================
Name : lab_1.cu
Author : Boyarskikh_Nikita
Version :
Copyright :
Description : CUDA compute reciprocals
============================================================================
*/
#include <hip/hip_runtime.h>
#include <iostream>
#inclu... | .text
.file "lab_1.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z31__device_stub__reciprocalKernelPfS_fffj # -- Begin function _Z31__device_stub__reciprocalKernelPf... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z16reciprocalKernelPfS_fffj
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ I2F.U32 R2, c[0x0][0x17c] ; /* 0x00005f0000027b06... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z16reciprocalKernelPfS_fffj
.globl _Z16reciprocalKernelPfS_fffj
.p2align 8
.type _Z16reciprocalKernelPfS_fffj,@function
_Z16reciprocalKernelPfS_fffj:
s_clause 0x2
s_load_b32 s3, s[0:1], 0x1c
s_load_b32 s2, s[0:1], 0x14
s_load_b32 s4, s[0:1], 0x2c... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00091e25_00000000-6_lab_1.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
.section .rodata.str1.1,"aMS",@progbits,1
.LC0:
.string " returned "
.LC1:
.string "("
.LC2:
.string ") at "
.LC3:
.string ":"
#NO_APP
.text
.type _ZL17CheckCudaErrorAuxPKcjS0_9cudaError, @function
_ZL17CheckCudaErrorAux... | .text
.file "lab_1.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z31__device_stub__reciprocalKernelPfS_fffj # -- Begin function _Z31__device_stub__reciprocalKernelPf... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void mInitForce(float *f_dimX, float *f_dimY) {
int Idx = blockIdx.x * blockDim.x + threadIdx.x;
float x = (float)threadIdx.x;
float y = (float)blockIdx.x;
float length = sqrt((float)((x-320)*(x-320))+(float)((y-240)*(y-240)));
if(length < SWIRL_RADIUS) {
f_dimX[Idx] = (240.0-y)/length;... | code for sm_80
Function : _Z10mInitForcePfS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R5, SR_CTAID.X ; /* 0x0000000000057919 */
/* 0x000e2200... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void mInitForce(float *f_dimX, float *f_dimY) {
int Idx = blockIdx.x * blockDim.x + threadIdx.x;
float x = (float)threadIdx.x;
float y = (float)blockIdx.x;
float length = sqrt((float)((x-320)*(x-320))+(float)((y-240)*(y-240)));
if(length < SWIRL_RADIUS) {
f_dimX[Idx] = (240.0-y)/length;... | .file "tmpxft_00000db7_00000000-6_mInitForce.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void mInitForce(float *f_dimX, float *f_dimY) {
int Idx = blockIdx.x * blockDim.x + threadIdx.x;
float x = (float)threadIdx.x;
float y = (float)blockIdx.x;
float length = sqrt((float)((x-320)*(x-320))+(float)((y-240)*(y-240)));
if(length < SWIRL_RADIUS) {
f_dimX[Idx] = (240.0-y)/length;... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void mInitForce(float *f_dimX, float *f_dimY) {
int Idx = blockIdx.x * blockDim.x + threadIdx.x;
float x = (float)threadIdx.x;
float y = (float)blockIdx.x;
float length = sqrt((float)((x-320)*(x-320))+(float)((y-240)*(y-240)));
if(length < SWIRL_RADIUS) {
f_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void mInitForce(float *f_dimX, float *f_dimY) {
int Idx = blockIdx.x * blockDim.x + threadIdx.x;
float x = (float)threadIdx.x;
float y = (float)blockIdx.x;
float length = sqrt((float)((x-320)*(x-320))+(float)((y-240)*(y-240)));
if(length < SWIRL_RADIUS) {
f_... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10mInitForcePfS_
.globl _Z10mInitForcePfS_
.p2align 8
.type _Z10mInitForcePfS_,@function
_Z10mInitForcePfS_:
v_cvt_f32_u32_e32 v3, s15
v_cvt_f32_u32_e32 v1, v0
s_clause 0x1
s_load_b32 s3, s[0:1], 0x1c
s_load_b128 s[4:7], s[0:1], 0... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void mInitForce(float *f_dimX, float *f_dimY) {
int Idx = blockIdx.x * blockDim.x + threadIdx.x;
float x = (float)threadIdx.x;
float y = (float)blockIdx.x;
float length = sqrt((float)((x-320)*(x-320))+(float)((y-240)*(y-240)));
if(length < SWIRL_RADIUS) {
f_... | .text
.file "mInitForce.hip"
.globl _Z25__device_stub__mInitForcePfS_ # -- Begin function _Z25__device_stub__mInitForcePfS_
.p2align 4, 0x90
.type _Z25__device_stub__mInitForcePfS_,@function
_Z25__device_stub__mInitForcePfS_: # @_Z25__device_stub__mInitForcePfS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z10mInitForcePfS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R5, SR_CTAID.X ; /* 0x0000000000057919 */
/* 0x000e2200... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z10mInitForcePfS_
.globl _Z10mInitForcePfS_
.p2align 8
.type _Z10mInitForcePfS_,@function
_Z10mInitForcePfS_:
v_cvt_f32_u32_e32 v3, s15
v_cvt_f32_u32_e32 v1, v0
s_clause 0x1
s_load_b32 s3, s[0:1], 0x1c
s_load_b128 s[4:7], s[0:1], 0... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00000db7_00000000-6_mInitForce.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... | .text
.file "mInitForce.hip"
.globl _Z25__device_stub__mInitForcePfS_ # -- Begin function _Z25__device_stub__mInitForcePfS_
.p2align 4, 0x90
.type _Z25__device_stub__mInitForcePfS_,@function
_Z25__device_stub__mInitForcePfS_: # @_Z25__device_stub__mInitForcePfS_
.cfi_startproc
# %bb.0:
subq $88, %rsp
.cfi_def_cfa_... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "sha256.cuh"
#define ROTRIGHT(a, b) (((a) >> (b)) | ((a) << (32 - (b))))
#define CH(x, y, z) (((x) & (y)) ^ (~(x) & (z)))
#define MAJ(x, y, z) (((x) & (y)) ^ ((x) & (z)) ^ ((y) & (z)))
#define EP0(x) (ROTRIGHT(x, 2) ^ ROTRIGHT(x, 13) ^ ROTRIGHT(x, 22))
#define EP1(x) (ROTRIGHT(x, 6) ^ ROTRIGHT(x, 11) ^ ROTRIGH... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "sha256.cuh"
#define ROTRIGHT(a, b) (((a) >> (b)) | ((a) << (32 - (b))))
#define CH(x, y, z) (((x) & (y)) ^ (~(x) & (z)))
#define MAJ(x, y, z) (((x) & (y)) ^ ((x) & (z)) ^ ((y) & (z)))
#define EP0(x) (ROTRIGHT(x, 2) ^ ROTRIGHT(x, 13) ^ ROTRIGHT(x, 22))
#define EP1(x) (ROTRIGHT(x, 6) ^ ROTRIGHT(x, 11) ^ ROTRIGH... | .file "tmpxft_000343cf_00000000-6_sha256.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2034:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "sha256.cuh"
#define ROTRIGHT(a, b) (((a) >> (b)) | ((a) << (32 - (b))))
#define CH(x, y, z) (((x) & (y)) ^ (~(x) & (z)))
#define MAJ(x, y, z) (((x) & (y)) ^ ((x) & (z)) ^ ((y) & (z)))
#define EP0(x) (ROTRIGHT(x, 2) ^ ROTRIGHT(x, 13) ^ ROTRIGHT(x, 22))
#define EP1(x) (ROTRIGHT(x, 6) ^ ROTRIGHT(x, 11) ^ ROTRIGH... | #pragma once
#include <hip/hip_runtime.h>
#include <cstdint>
struct Sha256Context {
uint8_t data[64];
uint32_t dataLen;
unsigned long long bitLen;
uint32_t state[8];
};
__device__ void sha256_init(Sha256Context *ctx);
__device__ void sha256_update(Sha256Context *ctx, const uint8_t data[], size_t len);
__device__ void s... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #pragma once
#include <hip/hip_runtime.h>
#include <cstdint>
struct Sha256Context {
uint8_t data[64];
uint32_t dataLen;
unsigned long long bitLen;
uint32_t state[8];
};
__device__ void sha256_init(Sha256Context *ctx);
__device__ void sha256_update(Sha256Context *ctx, const uint8_t data[], size_t len);
__device__ void s... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #pragma once
#include <hip/hip_runtime.h>
#include <cstdint>
struct Sha256Context {
uint8_t data[64];
uint32_t dataLen;
unsigned long long bitLen;
uint32_t state[8];
};
__device__ void sha256_init(Sha256Context *ctx);
__device__ void sha256_update(Sha256Context *ctx, const uint8_t data[], size_t len);
__device__ void s... | .text
.file "sha256.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project r... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000343cf_00000000-6_sha256.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2034:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "sha256.hip"
.type __hip_cuid_,@object # @__hip_cuid_
.bss
.globl __hip_cuid_
__hip_cuid_:
.byte 0 # 0x0
.size __hip_cuid_, 1
.section ".linker-options","e",@llvm_linker_options
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project r... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdio.h>
#include <cuda_runtime.h>
__global__ void test_print_kernel(const float* pdata, int ndata){
int idx = threadIdx.x + blockIdx.x * blockDim.x;
/* dims indexs
gridDim.z blockIdx.z
gridDim.y blockIdx.y
gridDim.x blockIdx.x
blockDim.z threadIdx.z
blockDim.y threadIdx.y
blockDim.x threadIdx.x
Pseudo code:
... | code for sm_80
Function : _Z17test_print_kernelPKfi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R12, SR_TID.X ; /* 0x00000000000c7919 */
/* 0x00... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdio.h>
#include <cuda_runtime.h>
__global__ void test_print_kernel(const float* pdata, int ndata){
int idx = threadIdx.x + blockIdx.x * blockDim.x;
/* dims indexs
gridDim.z blockIdx.z
gridDim.y blockIdx.y
gridDim.x blockIdx.x
blockDim.z threadIdx.z
blockDim.y threadIdx.y
blockDim.x threadIdx.x
Pseudo code:
... | .file "tmpxft_000eb4ee_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdio.h>
#include <cuda_runtime.h>
__global__ void test_print_kernel(const float* pdata, int ndata){
int idx = threadIdx.x + blockIdx.x * blockDim.x;
/* dims indexs
gridDim.z blockIdx.z
gridDim.y blockIdx.y
gridDim.x blockIdx.x
blockDim.z threadIdx.z
blockDim.y threadIdx.y
blockDim.x threadIdx.x
Pseudo code:
... | #include <stdio.h>
#include <hip/hip_runtime.h>
__global__ void test_print_kernel(const float* pdata, int ndata){
int idx = threadIdx.x + blockIdx.x * blockDim.x;
/* dims indexs
gridDim.z blockIdx.z
gridDim.y blockIdx.y
gridDim.x blockIdx.x
blockDim.z threadIdx.z
blockDim.y threadIdx.y
blockDim.x threadIdx.x
Pseudo cod... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <stdio.h>
#include <hip/hip_runtime.h>
__global__ void test_print_kernel(const float* pdata, int ndata){
int idx = threadIdx.x + blockIdx.x * blockDim.x;
/* dims indexs
gridDim.z blockIdx.z
gridDim.y blockIdx.y
gridDim.x blockIdx.x
blockDim.z threadIdx.z
blockDim.y threadIdx.y
blockDim.x threadIdx.x
Pseudo cod... | .text
.file "kernel.hip"
.globl _Z32__device_stub__test_print_kernelPKfi # -- Begin function _Z32__device_stub__test_print_kernelPKfi
.p2align 4, 0x90
.type _Z32__device_stub__test_print_kernelPKfi,@function
_Z32__device_stub__test_print_kernelPKfi: # @_Z32__device_stub__test_print_kernelPKfi
.cfi_startproc
# %bb.0:
su... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000eb4ee_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "kernel.hip"
.globl _Z32__device_stub__test_print_kernelPKfi # -- Begin function _Z32__device_stub__test_print_kernelPKfi
.p2align 4, 0x90
.type _Z32__device_stub__test_print_kernelPKfi,@function
_Z32__device_stub__test_print_kernelPKfi: # @_Z32__device_stub__test_print_kernelPKfi
.cfi_startproc
# %bb.0:
su... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /**
* Copyright 1993-2015 NVIDIA Corporation. All rights reserved.
*
* Please refer to the NVIDIA end user license agreement (EULA) associated
* with this source code for terms and conditions that govern your use of
* this software. Any use, reproduction, disclosure, or distribution of
* this software and related docum... | code for sm_80
Function : _Z12print_kerneli
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc800078e00ff */
/*0010*/ S2R R18, SR_TID.X ; /* 0x0000000000127919 */
/* 0x000e220000... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /**
* Copyright 1993-2015 NVIDIA Corporation. All rights reserved.
*
* Please refer to the NVIDIA end user license agreement (EULA) associated
* with this source code for terms and conditions that govern your use of
* this software. Any use, reproduction, disclosure, or distribution of
* this software and related docum... | .file "tmpxft_0003a63c_00000000-6_helloWorld.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /**
* Copyright 1993-2015 NVIDIA Corporation. All rights reserved.
*
* Please refer to the NVIDIA end user license agreement (EULA) associated
* with this source code for terms and conditions that govern your use of
* this software. Any use, reproduction, disclosure, or distribution of
* this software and related docum... | /**
* Copyright 1993-2015 NVIDIA Corporation. All rights reserved.
*
* Please refer to the NVIDIA end user license agreement (EULA) associated
* with this source code for terms and conditions that govern your use of
* this software. Any use, reproduction, disclosure, or distribution of
* this software and related docum... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /**
* Copyright 1993-2015 NVIDIA Corporation. All rights reserved.
*
* Please refer to the NVIDIA end user license agreement (EULA) associated
* with this source code for terms and conditions that govern your use of
* this software. Any use, reproduction, disclosure, or distribution of
* this software and related docum... | .text
.file "helloWorld.hip"
.globl _Z27__device_stub__print_kerneli # -- Begin function _Z27__device_stub__print_kerneli
.p2align 4, 0x90
.type _Z27__device_stub__print_kerneli,@function
_Z27__device_stub__print_kerneli: # @_Z27__device_stub__print_kerneli
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_offs... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0003a63c_00000000-6_helloWorld.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %r... | .text
.file "helloWorld.hip"
.globl _Z27__device_stub__print_kerneli # -- Begin function _Z27__device_stub__print_kerneli
.p2align 4, 0x90
.type _Z27__device_stub__print_kerneli,@function
_Z27__device_stub__print_kerneli: # @_Z27__device_stub__print_kerneli
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_offs... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <iostream>
#include <memory>
#include <cassert>
using namespace std;
#include <cuda.h>
__global__ void getValue(float4 *outdata, float *indata) {
// outdata[0] = indata[0];
float4 my4 = make_float4(indata[0], indata[3], indata[1], indata[2]);
outdata[0] = my4;
}
int main(int argc, char *argv[]) {
int N = 1024;... | code for sm_80
Function : _Z8getValueP6float4Pf
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ MOV R4, c[0x0][0x168] ; /* 0x00005a0000047a02 */
/* 0x000fe20000000f00 */... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <iostream>
#include <memory>
#include <cassert>
using namespace std;
#include <cuda.h>
__global__ void getValue(float4 *outdata, float *indata) {
// outdata[0] = indata[0];
float4 my4 = make_float4(indata[0], indata[3], indata[1], indata[2]);
outdata[0] = my4;
}
int main(int argc, char *argv[]) {
int N = 1024;... | .file "tmpxft_0004eb6f_00000000-6_testfloat4.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB4316:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cud... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <iostream>
#include <memory>
#include <cassert>
using namespace std;
#include <cuda.h>
__global__ void getValue(float4 *outdata, float *indata) {
// outdata[0] = indata[0];
float4 my4 = make_float4(indata[0], indata[3], indata[1], indata[2]);
outdata[0] = my4;
}
int main(int argc, char *argv[]) {
int N = 1024;... | #include <iostream>
#include <memory>
#include <cassert>
using namespace std;
#include <hip/hip_runtime.h>
__global__ void getValue(float4 *outdata, float *indata) {
// outdata[0] = indata[0];
float4 my4 = make_float4(indata[0], indata[3], indata[1], indata[2]);
outdata[0] = my4;
}
int main(int argc, char *argv[]) {
in... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <iostream>
#include <memory>
#include <cassert>
using namespace std;
#include <hip/hip_runtime.h>
__global__ void getValue(float4 *outdata, float *indata) {
// outdata[0] = indata[0];
float4 my4 = make_float4(indata[0], indata[3], indata[1], indata[2]);
outdata[0] = my4;
}
int main(int argc, char *argv[]) {
in... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z8getValueP15HIP_vector_typeIfLj4EEPf
.globl _Z8getValueP15HIP_vector_typeIfLj4EEPf
.p2align 8
.type _Z8getValueP15HIP_vector_typeIfLj4EEPf,@function
_Z8getValueP15HIP_vector_typeIfLj4EEPf:
s_load_b128 s[0:3], s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_load_b128 s... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <iostream>
#include <memory>
#include <cassert>
using namespace std;
#include <hip/hip_runtime.h>
__global__ void getValue(float4 *outdata, float *indata) {
// outdata[0] = indata[0];
float4 my4 = make_float4(indata[0], indata[3], indata[1], indata[2]);
outdata[0] = my4;
}
int main(int argc, char *argv[]) {
in... | .text
.file "testfloat4.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z23__device_stub__getValueP15HIP_vector_typeIfLj4EEPf # -- Begin function _Z23__device_stub__ge... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z8getValueP6float4Pf
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ MOV R4, c[0x0][0x168] ; /* 0x00005a0000047a02 */
/* 0x000fe20000000f00 */... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z8getValueP15HIP_vector_typeIfLj4EEPf
.globl _Z8getValueP15HIP_vector_typeIfLj4EEPf
.p2align 8
.type _Z8getValueP15HIP_vector_typeIfLj4EEPf,@function
_Z8getValueP15HIP_vector_typeIfLj4EEPf:
s_load_b128 s[0:3], s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_load_b128 s... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0004eb6f_00000000-6_testfloat4.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB4316:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cud... | .text
.file "testfloat4.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z23__device_stub__getValueP15HIP_vector_typeIfLj4EEPf # -- Begin function _Z23__device_stub__ge... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "kernel.cuh"
int main(int argc, char** argv)
{
const int arraySize = 1;
const int a[arraySize] = { 1 };
const int b[arraySize] = { 1 };
int c[arraySize] = { 0 };
cudaError_t cudaStatus = addWithCuda(c, a, b, arraySize);
if (cudaStatus != cudaSuccess)
{
fprintf(stderr, "addWithCuda failed!");
return 1;
}
cudaSt... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "kernel.cuh"
int main(int argc, char** argv)
{
const int arraySize = 1;
const int a[arraySize] = { 1 };
const int b[arraySize] = { 1 };
int c[arraySize] = { 0 };
cudaError_t cudaStatus = addWithCuda(c, a, b, arraySize);
if (cudaStatus != cudaSuccess)
{
fprintf(stderr, "addWithCuda failed!");
return 1;
}
cudaSt... | .file "tmpxft_000575c4_00000000-6_kernel.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3886:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnr... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "kernel.cuh"
int main(int argc, char** argv)
{
const int arraySize = 1;
const int a[arraySize] = { 1 };
const int b[arraySize] = { 1 };
int c[arraySize] = { 0 };
cudaError_t cudaStatus = addWithCuda(c, a, b, arraySize);
if (cudaStatus != cudaSuccess)
{
fprintf(stderr, "addWithCuda failed!");
return 1;
}
cudaSt... | #include <iostream>
#include <time.h>
#include <math.h>
#include <stdio.h>
#include <stdlib.h>
#include <hip/hip_runtime.h>
#include <hiprand/hiprand.h>
#include <hiprand/hiprand_kernel.h>
//#include <math_functions.h>
const int NUM_OF_PARTICLES = 80;
const int NUM_OF_DIMENSIONS = 26;
const int MAX_ITER = 300;
const fl... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <iostream>
#include <time.h>
#include <math.h>
#include <stdio.h>
#include <stdlib.h>
#include <hip/hip_runtime.h>
#include <hiprand/hiprand.h>
#include <hiprand/hiprand_kernel.h>
//#include <math_functions.h>
const int NUM_OF_PARTICLES = 80;
const int NUM_OF_DIMENSIONS = 26;
const int MAX_ITER = 300;
const fl... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.protected OMEGA
.type OMEGA,@object
.data
.globl OMEGA
.p2align 2, 0x0
OMEGA:
.long 0x3f000000
.size OMEGA, 4
.protected c1
.type c1,@object
.globl c1
.p2align 2, 0x0
c1:
.long 0x3fc00000 ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <iostream>
#include <time.h>
#include <math.h>
#include <stdio.h>
#include <stdlib.h>
#include <hip/hip_runtime.h>
#include <hiprand/hiprand.h>
#include <hiprand/hiprand_kernel.h>
//#include <math_functions.h>
const int NUM_OF_PARTICLES = 80;
const int NUM_OF_DIMENSIONS = 26;
const int MAX_ITER = 300;
const fl... | .text
.file "kernel.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.p2align 4, 0x90 # -- Begin function __hip_module_ctor
.type __hip_module_ctor,@fun... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.protected OMEGA
.type OMEGA,@object
.data
.globl OMEGA
.p2align 2, 0x0
OMEGA:
.long 0x3f000000
.size OMEGA, 4
.protected c1
.type c1,@object
.globl c1
.p2align 2, 0x0
c1:
.long 0x3fc00000 ... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000575c4_00000000-6_kernel.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3886:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnr... | .text
.file "kernel.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.p2align 4, 0x90 # -- Begin function __hip_module_ctor
.type __hip_module_ctor,@fun... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<stdio.h>
#define N 10
__global__ void suma_vect(int *a, int *b, int *c){
int tid = blockIdx.x;
if(tid<N)
c[tid] = a[tid]+b[tid];
}
int main(void){
int a[N], b[N],c[N];
int *device_a, *device_b, *device_c;
int i;
//alojando en device
cudaMalloc((void **)&device_a, sizeof(int)*N);
cudaMalloc((void **)&device_b, ... | code for sm_80
Function : _Z9suma_vectPiS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e240000002500 */
/*002... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<stdio.h>
#define N 10
__global__ void suma_vect(int *a, int *b, int *c){
int tid = blockIdx.x;
if(tid<N)
c[tid] = a[tid]+b[tid];
}
int main(void){
int a[N], b[N],c[N];
int *device_a, *device_b, *device_c;
int i;
//alojando en device
cudaMalloc((void **)&device_a, sizeof(int)*N);
cudaMalloc((void **)&device_b, ... | .file "tmpxft_001996c9_00000000-6_suma_vectorial.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<stdio.h>
#define N 10
__global__ void suma_vect(int *a, int *b, int *c){
int tid = blockIdx.x;
if(tid<N)
c[tid] = a[tid]+b[tid];
}
int main(void){
int a[N], b[N],c[N];
int *device_a, *device_b, *device_c;
int i;
//alojando en device
cudaMalloc((void **)&device_a, sizeof(int)*N);
cudaMalloc((void **)&device_b, ... | #include <hip/hip_runtime.h>
#include<stdio.h>
#define N 10
__global__ void suma_vect(int *a, int *b, int *c){
int tid = blockIdx.x;
if(tid<N)
c[tid] = a[tid]+b[tid];
}
int main(void){
int a[N], b[N],c[N];
int *device_a, *device_b, *device_c;
int i;
//alojando en device
hipMalloc((void **)&device_a, sizeof(int)*N);
hip... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include<stdio.h>
#define N 10
__global__ void suma_vect(int *a, int *b, int *c){
int tid = blockIdx.x;
if(tid<N)
c[tid] = a[tid]+b[tid];
}
int main(void){
int a[N], b[N],c[N];
int *device_a, *device_b, *device_c;
int i;
//alojando en device
hipMalloc((void **)&device_a, sizeof(int)*N);
hip... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9suma_vectPiS_S_
.globl _Z9suma_vectPiS_S_
.p2align 8
.type _Z9suma_vectPiS_S_,@function
_Z9suma_vectPiS_S_:
s_cmp_gt_i32 s15, 9
s_cbranch_scc1 .LBB0_2
s_load_b128 s[4:7], s[0:1], 0x0
s_mov_b32 s2, s15
s_ashr_i32 s3, s15, 31
s_loa... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include<stdio.h>
#define N 10
__global__ void suma_vect(int *a, int *b, int *c){
int tid = blockIdx.x;
if(tid<N)
c[tid] = a[tid]+b[tid];
}
int main(void){
int a[N], b[N],c[N];
int *device_a, *device_b, *device_c;
int i;
//alojando en device
hipMalloc((void **)&device_a, sizeof(int)*N);
hip... | .text
.file "suma_vectorial.hip"
.globl _Z24__device_stub__suma_vectPiS_S_ # -- Begin function _Z24__device_stub__suma_vectPiS_S_
.p2align 4, 0x90
.type _Z24__device_stub__suma_vectPiS_S_,@function
_Z24__device_stub__suma_vectPiS_S_: # @_Z24__device_stub__suma_vectPiS_S_
.cfi_startproc
# %bb.0:
subq $104, %rsp
.cfi... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z9suma_vectPiS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e240000002500 */
/*002... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z9suma_vectPiS_S_
.globl _Z9suma_vectPiS_S_
.p2align 8
.type _Z9suma_vectPiS_S_,@function
_Z9suma_vectPiS_S_:
s_cmp_gt_i32 s15, 9
s_cbranch_scc1 .LBB0_2
s_load_b128 s[4:7], s[0:1], 0x0
s_mov_b32 s2, s15
s_ashr_i32 s3, s15, 31
s_loa... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001996c9_00000000-6_suma_vectorial.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8... | .text
.file "suma_vectorial.hip"
.globl _Z24__device_stub__suma_vectPiS_S_ # -- Begin function _Z24__device_stub__suma_vectPiS_S_
.p2align 4, 0x90
.type _Z24__device_stub__suma_vectPiS_S_,@function
_Z24__device_stub__suma_vectPiS_S_: # @_Z24__device_stub__suma_vectPiS_S_
.cfi_startproc
# %bb.0:
subq $104, %rsp
.cfi... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | extern "C" __global__
void histgramMakerKernel_SharedMemAtomics(int *d_histgram,
const unsigned char *d_text, int textLength) {
__shared__ int sh_histgram[256];
for (int histPos = threadIdx.x; histPos < 256; histPos += blockDim.x)
sh_histgram[histPos] = 0;
__syncthreads();
int stride = gridDim.x * blockDim.x;
int gid... | code for sm_80
Function : histgramMakerKernel_SharedMemAtomics
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | extern "C" __global__
void histgramMakerKernel_SharedMemAtomics(int *d_histgram,
const unsigned char *d_text, int textLength) {
__shared__ int sh_histgram[256];
for (int histPos = threadIdx.x; histPos < 256; histPos += blockDim.x)
sh_histgram[histPos] = 0;
__syncthreads();
int stride = gridDim.x * blockDim.x;
int gid... | .file "tmpxft_0014fc8b_00000000-6_HistgramMakerKernel_SharedMemAtomics.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregiste... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.