system stringclasses 7
values | input stringlengths 10 94.5k | output stringlengths 14 55.5k |
|---|---|---|
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <thrust/tuple.h>
#include <stdio.h>
int main(){
thrust::tuple<int, int, float, const char *> test_tuple(23, 99, 4.5, "thrust");
printf("%d\t%d\t%g\t%s\n", thrust::get<0>(test_tuple),
thrust::get<1>(test_tuple),
thrust::get<2>(test_tuple),
thrust::get<3>(test_tuple));
return 0;
} | .file "tmpxft_00015e03_00000000-6_test5.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB5279:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <thrust/tuple.h>
#include <stdio.h>
int main(){
thrust::tuple<int, int, float, const char *> test_tuple(23, 99, 4.5, "thrust");
printf("%d\t%d\t%g\t%s\n", thrust::get<0>(test_tuple),
thrust::get<1>(test_tuple),
thrust::get<2>(test_tuple),
thrust::get<3>(test_tuple));
return 0;
} | #include <hip/hip_runtime.h>
#include <thrust/tuple.h>
#include <stdio.h>
int main(){
thrust::tuple<int, int, float, const char *> test_tuple(23, 99, 4.5, "thrust");
printf("%d\t%d\t%g\t%s\n", thrust::get<0>(test_tuple),
thrust::get<1>(test_tuple),
thrust::get<2>(test_tuple),
thrust::get<3>(test_tuple));
return 0;
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <thrust/tuple.h>
#include <stdio.h>
int main(){
thrust::tuple<int, int, float, const char *> test_tuple(23, 99, 4.5, "thrust");
printf("%d\t%d\t%g\t%s\n", thrust::get<0>(test_tuple),
thrust::get<1>(test_tuple),
thrust::get<2>(test_tuple),
thrust::get<3>(test_tuple));
return 0;
} | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <thrust/tuple.h>
#include <stdio.h>
int main(){
thrust::tuple<int, int, float, const char *> test_tuple(23, 99, 4.5, "thrust");
printf("%d\t%d\t%g\t%s\n", thrust::get<0>(test_tuple),
thrust::get<1>(test_tuple),
thrust::get<2>(test_tuple),
thrust::get<3>(test_tuple));
return 0;
} | .text
.file "test5.hip"
.section .rodata.cst8,"aM",@progbits,8
.p2align 3, 0x0 # -- Begin function main
.LCPI0_0:
.quad 0x4012000000000000 # double 4.5
.text
.globl main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pu... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_00015e03_00000000-6_test5.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB5279:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... | .text
.file "test5.hip"
.section .rodata.cst8,"aM",@progbits,8
.p2align 3, 0x0 # -- Begin function main
.LCPI0_0:
.quad 0x4012000000000000 # double 4.5
.text
.globl main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pu... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <stdlib.h>
#include <stdio.h>
#include <time.h>
#include <cuda.h>
#define NUM_THREADS 1024
#define NUM_BLOCKS 32768
#define NUM_VALUES NUM_THREADS*NUM_BLOCKS
void InitV(int *v);
void bitonic_sort(int *dev_values);
void test(int *v);
__global__ void bitonic_sort_step(int *dev_values, int j, int k){
int i, ixj... | code for sm_80
Function : _Z17bitonic_sort_stepPiii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x0... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <stdlib.h>
#include <stdio.h>
#include <time.h>
#include <cuda.h>
#define NUM_THREADS 1024
#define NUM_BLOCKS 32768
#define NUM_VALUES NUM_THREADS*NUM_BLOCKS
void InitV(int *v);
void bitonic_sort(int *dev_values);
void test(int *v);
__global__ void bitonic_sort_step(int *dev_values, int j, int k){
int i, ixj... | .file "tmpxft_001448dc_00000000-6_unaGPU.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2063:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <stdlib.h>
#include <stdio.h>
#include <time.h>
#include <cuda.h>
#define NUM_THREADS 1024
#define NUM_BLOCKS 32768
#define NUM_VALUES NUM_THREADS*NUM_BLOCKS
void InitV(int *v);
void bitonic_sort(int *dev_values);
void test(int *v);
__global__ void bitonic_sort_step(int *dev_values, int j, int k){
int i, ixj... | #include <stdlib.h>
#include <stdio.h>
#include <time.h>
#include <hip/hip_runtime.h>
#define NUM_THREADS 1024
#define NUM_BLOCKS 32768
#define NUM_VALUES NUM_THREADS*NUM_BLOCKS
void InitV(int *v);
void bitonic_sort(int *dev_values);
void test(int *v);
__global__ void bitonic_sort_step(int *dev_values, int j, int k){... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <stdlib.h>
#include <stdio.h>
#include <time.h>
#include <hip/hip_runtime.h>
#define NUM_THREADS 1024
#define NUM_BLOCKS 32768
#define NUM_VALUES NUM_THREADS*NUM_BLOCKS
void InitV(int *v);
void bitonic_sort(int *dev_values);
void test(int *v);
__global__ void bitonic_sort_step(int *dev_values, int j, int k){... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z17bitonic_sort_stepPiii
.globl _Z17bitonic_sort_stepPiii
.p2align 8
.type _Z17bitonic_sort_stepPiii,@function
_Z17bitonic_sort_stepPiii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x1c
s_load_b32 s3, s[0:1], 0x8
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <stdlib.h>
#include <stdio.h>
#include <time.h>
#include <hip/hip_runtime.h>
#define NUM_THREADS 1024
#define NUM_BLOCKS 32768
#define NUM_VALUES NUM_THREADS*NUM_BLOCKS
void InitV(int *v);
void bitonic_sort(int *dev_values);
void test(int *v);
__global__ void bitonic_sort_step(int *dev_values, int j, int k){... | .text
.file "unaGPU.hip"
.globl _Z32__device_stub__bitonic_sort_stepPiii # -- Begin function _Z32__device_stub__bitonic_sort_stepPiii
.p2align 4, 0x90
.type _Z32__device_stub__bitonic_sort_stepPiii,@function
_Z32__device_stub__bitonic_sort_stepPiii: # @_Z32__device_stub__bitonic_sort_stepPiii
.cfi_startproc
# %bb.0:
su... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z17bitonic_sort_stepPiii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
/* 0x0... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z17bitonic_sort_stepPiii
.globl _Z17bitonic_sort_stepPiii
.p2align 8
.type _Z17bitonic_sort_stepPiii,@function
_Z17bitonic_sort_stepPiii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x1c
s_load_b32 s3, s[0:1], 0x8
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001448dc_00000000-6_unaGPU.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2063:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "unaGPU.hip"
.globl _Z32__device_stub__bitonic_sort_stepPiii # -- Begin function _Z32__device_stub__bitonic_sort_stepPiii
.p2align 4, 0x90
.type _Z32__device_stub__bitonic_sort_stepPiii,@function
_Z32__device_stub__bitonic_sort_stepPiii: # @_Z32__device_stub__bitonic_sort_stepPiii
.cfi_startproc
# %bb.0:
su... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <cassert>
#include <cstdio>
#define N 3
__global__ void inc(int *a) {
int i = blockIdx.x;
if (i < N) {
a[i]++;
}
#ifdef __CUDA_ARCH__
printf ("Hello World! From device b.t %d.%d\n", i, threadIdx.x);
#endif
}
int main() {
int ha[N], *da;
cudaMalloc((void **)&da, N*sizeof(int));
for (int i = 0; i < N; ++i) {
ha[... | code for sm_80
Function : _Z3incPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc600078e00ff */
/*0010*/ S2R R12, SR_CTAID.X ; /* 0x00000000000c7919 */
/* 0x000e220000002500 ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cassert>
#include <cstdio>
#define N 3
__global__ void inc(int *a) {
int i = blockIdx.x;
if (i < N) {
a[i]++;
}
#ifdef __CUDA_ARCH__
printf ("Hello World! From device b.t %d.%d\n", i, threadIdx.x);
#endif
}
int main() {
int ha[N], *da;
cudaMalloc((void **)&da, N*sizeof(int));
for (int i = 0; i < N; ++i) {
ha[... | .file "tmpxft_000e4b10_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cassert>
#include <cstdio>
#define N 3
__global__ void inc(int *a) {
int i = blockIdx.x;
if (i < N) {
a[i]++;
}
#ifdef __CUDA_ARCH__
printf ("Hello World! From device b.t %d.%d\n", i, threadIdx.x);
#endif
}
int main() {
int ha[N], *da;
cudaMalloc((void **)&da, N*sizeof(int));
for (int i = 0; i < N; ++i) {
ha[... | #include <hip/hip_runtime.h>
#include <cassert>
#include <cstdio>
#define N 3
__global__ void inc(int *a) {
int i = blockIdx.x;
if (i < N) {
a[i]++;
}
#ifdef __CUDA_ARCH__
printf ("Hello World! From device b.t %d.%d\n", i, threadIdx.x);
#endif
}
int main() {
int ha[N], *da;
hipMalloc((void **)&da, N*sizeof(int));
for (... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <cassert>
#include <cstdio>
#define N 3
__global__ void inc(int *a) {
int i = blockIdx.x;
if (i < N) {
a[i]++;
}
#ifdef __CUDA_ARCH__
printf ("Hello World! From device b.t %d.%d\n", i, threadIdx.x);
#endif
}
int main() {
int ha[N], *da;
hipMalloc((void **)&da, N*sizeof(int));
for (... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z3incPi
.globl _Z3incPi
.p2align 8
.type _Z3incPi,@function
_Z3incPi:
s_cmp_gt_i32 s15, 2
s_cbranch_scc1 .LBB0_2
s_load_b64 s[0:1], s[0:1], 0x0
s_mov_b32 s2, s15
s_ashr_i32 s3, s15, 31
s_delay_alu instid0(SALU_C... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <cassert>
#include <cstdio>
#define N 3
__global__ void inc(int *a) {
int i = blockIdx.x;
if (i < N) {
a[i]++;
}
#ifdef __CUDA_ARCH__
printf ("Hello World! From device b.t %d.%d\n", i, threadIdx.x);
#endif
}
int main() {
int ha[N], *da;
hipMalloc((void **)&da, N*sizeof(int));
for (... | .text
.file "main.hip"
.globl _Z18__device_stub__incPi # -- Begin function _Z18__device_stub__incPi
.p2align 4, 0x90
.type _Z18__device_stub__incPi,@function
_Z18__device_stub__incPi: # @_Z18__device_stub__incPi
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_offset 80
movq %rdi, 64(%rsp)
leaq ... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z3incPi
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc600078e00ff */
/*0010*/ S2R R12, SR_CTAID.X ; /* 0x00000000000c7919 */
/* 0x000e220000002500 ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z3incPi
.globl _Z3incPi
.p2align 8
.type _Z3incPi,@function
_Z3incPi:
s_cmp_gt_i32 s15, 2
s_cbranch_scc1 .LBB0_2
s_load_b64 s[0:1], s[0:1], 0x0
s_mov_b32 s2, s15
s_ashr_i32 s3, s15, 31
s_delay_alu instid0(SALU_C... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000e4b10_00000000-6_main.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cf... | .text
.file "main.hip"
.globl _Z18__device_stub__incPi # -- Begin function _Z18__device_stub__incPi
.p2align 4, 0x90
.type _Z18__device_stub__incPi,@function
_Z18__device_stub__incPi: # @_Z18__device_stub__incPi
.cfi_startproc
# %bb.0:
subq $72, %rsp
.cfi_def_cfa_offset 80
movq %rdi, 64(%rsp)
leaq ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "cuda_runtime.h"
#include <stdio.h>
int main()
{
int dimx = 16;
int num_bytes = dimx * sizeof( int );
int *d_a = 0, *h_a = 0; //device and host pointers
h_a = (int *) malloc( num_bytes );
// allocate memory on the GPU
cudaMalloc( (void **) &d_a, num_bytes );
if( 0 == h_a || 0 == d_a )
{
printf("couldn't all... | code for sm_80 |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "cuda_runtime.h"
#include <stdio.h>
int main()
{
int dimx = 16;
int num_bytes = dimx * sizeof( int );
int *d_a = 0, *h_a = 0; //device and host pointers
h_a = (int *) malloc( num_bytes );
// allocate memory on the GPU
cudaMalloc( (void **) &d_a, num_bytes );
if( 0 == h_a || 0 == d_a )
{
printf("couldn't all... | .file "tmpxft_0007b448_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "cuda_runtime.h"
#include <stdio.h>
int main()
{
int dimx = 16;
int num_bytes = dimx * sizeof( int );
int *d_a = 0, *h_a = 0; //device and host pointers
h_a = (int *) malloc( num_bytes );
// allocate memory on the GPU
cudaMalloc( (void **) &d_a, num_bytes );
if( 0 == h_a || 0 == d_a )
{
printf("couldn't all... | #include "hip/hip_runtime.h"
#include <stdio.h>
int main()
{
int dimx = 16;
int num_bytes = dimx * sizeof( int );
int *d_a = 0, *h_a = 0; //device and host pointers
h_a = (int *) malloc( num_bytes );
// allocate memory on the GPU
hipMalloc( (void **) &d_a, num_bytes );
if( 0 == h_a || 0 == d_a )
{
printf("couldn't a... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include "hip/hip_runtime.h"
#include <stdio.h>
int main()
{
int dimx = 16;
int num_bytes = dimx * sizeof( int );
int *d_a = 0, *h_a = 0; //device and host pointers
h_a = (int *) malloc( num_bytes );
// allocate memory on the GPU
hipMalloc( (void **) &d_a, num_bytes );
if( 0 == h_a || 0 == d_a )
{
printf("couldn't a... | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include "hip/hip_runtime.h"
#include <stdio.h>
int main()
{
int dimx = 16;
int num_bytes = dimx * sizeof( int );
int *d_a = 0, *h_a = 0; //device and host pointers
h_a = (int *) malloc( num_bytes );
// allocate memory on the GPU
hipMalloc( (void **) &d_a, num_bytes );
if( 0 == h_a || 0 == d_a )
{
printf("couldn't a... | .text
.file "kernel.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %r14
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
pushq %rax
.cfi_def_cfa_offset 32
.cfi_offset %rbx, -... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80 | .text
.p2alignl 7, 3214868480
.fill 96, 4, 3214868480
.type __hip_cuid_,@object
.section .bss,"aw",@nobits
.globl __hip_cuid_
__hip_cuid_:
.byte 0
.size __hip_cuid_, 1
.ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0007b448_00000000-6_kernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.... | .text
.file "kernel.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %r14
.cfi_def_cfa_offset 16
pushq %rbx
.cfi_def_cfa_offset 24
pushq %rax
.cfi_def_cfa_offset 32
.cfi_offset %rbx, -... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include<iostream>
#include<string>
#include<cstring>
#include<ctime>
#include<cstdlib>
#include<sys/time.h>
#include<stdio.h>
#include<iomanip>
/* we need these includes for CUDA's random number stuff */
#include<curand.h>
#include<curand_kernel.h>
using namespace std;
#define MAX 26
//int a[1000]; //array of all poss... | code for sm_80
Function : _Z22parallel_passwordCrackiPiS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc800078e00ff */
/*0010*/ IMAD.MOV.U32 R2, RZ, RZ, 0x6261 ; /* 0x0000626... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include<iostream>
#include<string>
#include<cstring>
#include<ctime>
#include<cstdlib>
#include<sys/time.h>
#include<stdio.h>
#include<iomanip>
/* we need these includes for CUDA's random number stuff */
#include<curand.h>
#include<curand_kernel.h>
using namespace std;
#define MAX 26
//int a[1000]; //array of all poss... | .file "tmpxft_00159a67_00000000-6_passwordCrack.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB4169:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include<iostream>
#include<string>
#include<cstring>
#include<ctime>
#include<cstdlib>
#include<sys/time.h>
#include<stdio.h>
#include<iomanip>
/* we need these includes for CUDA's random number stuff */
#include<curand.h>
#include<curand_kernel.h>
using namespace std;
#define MAX 26
//int a[1000]; //array of all poss... | #include <hip/hip_runtime.h>
#include<iostream>
#include<string>
#include<cstring>
#include<ctime>
#include<cstdlib>
#include<sys/time.h>
#include<stdio.h>
#include<iomanip>
/* we need these includes for CUDA's random number stuff */
#include<hiprand/hiprand.h>
#include<hiprand/hiprand_kernel.h>
using namespace std;
#d... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include<iostream>
#include<string>
#include<cstring>
#include<ctime>
#include<cstdlib>
#include<sys/time.h>
#include<stdio.h>
#include<iomanip>
/* we need these includes for CUDA's random number stuff */
#include<hiprand/hiprand.h>
#include<hiprand/hiprand_kernel.h>
using namespace std;
#d... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z22parallel_passwordCrackiPiS_
.globl _Z22parallel_passwordCrackiPiS_
.p2align 8
.type _Z22parallel_passwordCrackiPiS_,@function
_Z22parallel_passwordCrackiPiS_:
s_load_b64 s[0:1], s[0:1], 0x4
s_clause 0x2
s_load_b32 s6, s[2:3], 0x24
s_load_b32 s10,... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include<iostream>
#include<string>
#include<cstring>
#include<ctime>
#include<cstdlib>
#include<sys/time.h>
#include<stdio.h>
#include<iomanip>
/* we need these includes for CUDA's random number stuff */
#include<hiprand/hiprand.h>
#include<hiprand/hiprand_kernel.h>
using namespace std;
#d... | .text
.file "passwordCrack.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z20serial_passwordCracki # -- Begin function _Z20serial_passwordCracki
.p2align 4, 0x9... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z22parallel_passwordCrackiPiS_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fc800078e00ff */
/*0010*/ IMAD.MOV.U32 R2, RZ, RZ, 0x6261 ; /* 0x0000626... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z22parallel_passwordCrackiPiS_
.globl _Z22parallel_passwordCrackiPiS_
.p2align 8
.type _Z22parallel_passwordCrackiPiS_,@function
_Z22parallel_passwordCrackiPiS_:
s_load_b64 s[0:1], s[0:1], 0x4
s_clause 0x2
s_load_b32 s6, s[2:3], 0x24
s_load_b32 s10,... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | extern "C"
__global__ void setCoeffPoolKernel(
int nBatch,int rbs,int nDegree,int nDScale,
// arrays pointer
float *CA,
float *SA,
// pointer of array of pointer to pointer of array in arrays, nevermind i just stun you.
// p(i) = data(i + size(data))
float **CP,
float **SP
)
{
int taskIdx = blockIdx.x * blockDim.x + th... | code for sm_80
Function : setCoeffPoolKernel
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R8, SR_CTAID.X ; /* 0x0000000000087919 */
/* 0x000e280000002500 */
/*002... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | extern "C"
__global__ void setCoeffPoolKernel(
int nBatch,int rbs,int nDegree,int nDScale,
// arrays pointer
float *CA,
float *SA,
// pointer of array of pointer to pointer of array in arrays, nevermind i just stun you.
// p(i) = data(i + size(data))
float **CP,
float **SP
)
{
int taskIdx = blockIdx.x * blockDim.x + th... | .file "tmpxft_000e5128_00000000-6_setCoeffPoolKernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | extern "C"
__global__ void setCoeffPoolKernel(
int nBatch,int rbs,int nDegree,int nDScale,
// arrays pointer
float *CA,
float *SA,
// pointer of array of pointer to pointer of array in arrays, nevermind i just stun you.
// p(i) = data(i + size(data))
float **CP,
float **SP
)
{
int taskIdx = blockIdx.x * blockDim.x + th... | #include <hip/hip_runtime.h>
extern "C"
__global__ void setCoeffPoolKernel(
int nBatch,int rbs,int nDegree,int nDScale,
// arrays pointer
float *CA,
float *SA,
// pointer of array of pointer to pointer of array in arrays, nevermind i just stun you.
// p(i) = data(i + size(data))
float **CP,
float **SP
)
{
int taskIdx =... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
extern "C"
__global__ void setCoeffPoolKernel(
int nBatch,int rbs,int nDegree,int nDScale,
// arrays pointer
float *CA,
float *SA,
// pointer of array of pointer to pointer of array in arrays, nevermind i just stun you.
// p(i) = data(i + size(data))
float **CP,
float **SP
)
{
int taskIdx =... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected setCoeffPoolKernel
.globl setCoeffPoolKernel
.p2align 8
.type setCoeffPoolKernel,@function
setCoeffPoolKernel:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x3c
s_load_b32 s3, s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
extern "C"
__global__ void setCoeffPoolKernel(
int nBatch,int rbs,int nDegree,int nDScale,
// arrays pointer
float *CA,
float *SA,
// pointer of array of pointer to pointer of array in arrays, nevermind i just stun you.
// p(i) = data(i + size(data))
float **CP,
float **SP
)
{
int taskIdx =... | .text
.file "setCoeffPoolKernel.hip"
.globl __device_stub__setCoeffPoolKernel # -- Begin function __device_stub__setCoeffPoolKernel
.p2align 4, 0x90
.type __device_stub__setCoeffPoolKernel,@function
__device_stub__setCoeffPoolKernel: # @__device_stub__setCoeffPoolKernel
.cfi_startproc
# %bb.0:
subq $152, %rsp
.cfi... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : setCoeffPoolKernel
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R8, SR_CTAID.X ; /* 0x0000000000087919 */
/* 0x000e280000002500 */
/*002... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected setCoeffPoolKernel
.globl setCoeffPoolKernel
.p2align 8
.type setCoeffPoolKernel,@function
setCoeffPoolKernel:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x3c
s_load_b32 s3, s[0:1], 0x0
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000e5128_00000000-6_setCoeffPoolKernel.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
add... | .text
.file "setCoeffPoolKernel.hip"
.globl __device_stub__setCoeffPoolKernel # -- Begin function __device_stub__setCoeffPoolKernel
.p2align 4, 0x90
.type __device_stub__setCoeffPoolKernel,@function
__device_stub__setCoeffPoolKernel: # @__device_stub__setCoeffPoolKernel
.cfi_startproc
# %bb.0:
subq $152, %rsp
.cfi... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <cuda.h>
#include <stdio.h>
#include <sys/time.h>
#include <sys/resource.h>
// Tipo de los datos del algoritmo
typedef int data_t;
// Prototipos
data_t add(const data_t a, const data_t b) { return a + b; }
data_t sub(const data_t a, const data_t b) { return a - b; }
void init_matrix(data_t *M, const unsigned ... | .file "tmpxft_00127093_00000000-6_tp-optimizado.cudafe1.cpp"
.text
#APP
#NO_APP
.globl _Z3addii
.type _Z3addii, @function
_Z3addii:
.LFB2057:
.cfi_startproc
endbr64
leal (%rdi,%rsi), %eax
ret
.cfi_endproc
.LFE2057:
.size _Z3addii, .-_Z3addii
.globl _Z3subii
.type _Z3subii, @function
_Z3subii:
.LFB2058:
.cfi_startproc
e... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <cuda.h>
#include <stdio.h>
#include <sys/time.h>
#include <sys/resource.h>
// Tipo de los datos del algoritmo
typedef int data_t;
// Prototipos
data_t add(const data_t a, const data_t b) { return a + b; }
data_t sub(const data_t a, const data_t b) { return a - b; }
void init_matrix(data_t *M, const unsigned ... | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <sys/time.h>
#include <sys/resource.h>
// Tipo de los datos del algoritmo
typedef int data_t;
// Prototipos
data_t add(const data_t a, const data_t b) { return a + b; }
data_t sub(const data_t a, const data_t b) { return a - b; }
void init_matrix(data_t *M, cons... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <sys/time.h>
#include <sys/resource.h>
// Tipo de los datos del algoritmo
typedef int data_t;
// Prototipos
data_t add(const data_t a, const data_t b) { return a + b; }
data_t sub(const data_t a, const data_t b) { return a - b; }
void init_matrix(data_t *M, cons... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11kernel_op_1PiS_
.globl _Z11kernel_op_1PiS_
.p2align 8
.type _Z11kernel_op_1PiS_,@function
_Z11kernel_op_1PiS_:
s_clause 0x2
s_load_b32 s4, s[0:1], 0x10
s_load_b32 s5, s[0:1], 0x1c
s_load_b128 s[0:3], s[0:1], 0x0
v_mov_b32_e32 v1, ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <stdio.h>
#include <sys/time.h>
#include <sys/resource.h>
// Tipo de los datos del algoritmo
typedef int data_t;
// Prototipos
data_t add(const data_t a, const data_t b) { return a + b; }
data_t sub(const data_t a, const data_t b) { return a - b; }
void init_matrix(data_t *M, cons... | .text
.file "tp-optimizado.hip"
.globl _Z3addii # -- Begin function _Z3addii
.p2align 4, 0x90
.type _Z3addii,@function
_Z3addii: # @_Z3addii
.cfi_startproc
# %bb.0:
# kill: def $esi killed $esi def $rsi
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | //本质上来说，几维的数组其实都是一维数组，不过是变变表现形式而已，二维数组加法没什么意思，
//就是一维数组加法，还是二维数组乘法有点意思
//这个方法，还不是高并发，高并发，应该是把求和那一块for也并发了。估计要用device，现在的并发度是4
#include<iostream>
#include<cuda.h>
using namespace std;
const int N=2;
__global__ void mul(int *a,int *b,int *c){//并发度为4的矩阵乘法
int row=blockIdx.x;
int col=threadIdx.x;
int temp_sum=0;
for(int i=... | code for sm_80
Function : _Z5mul_8PiS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R9, SR_TID.X ; /* 0x0000000000097919 */
/* 0x000e2200000021... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | //本质上来说，几维的数组其实都是一维数组，不过是变变表现形式而已，二维数组加法没什么意思，
//就是一维数组加法，还是二维数组乘法有点意思
//这个方法，还不是高并发，高并发，应该是把求和那一块for也并发了。估计要用device，现在的并发度是4
#include<iostream>
#include<cuda.h>
using namespace std;
const int N=2;
__global__ void mul(int *a,int *b,int *c){//并发度为4的矩阵乘法
int row=blockIdx.x;
int col=threadIdx.x;
int temp_sum=0;
for(int i=... | .file "tmpxft_000c177c_00000000-6_2_dim_mul.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cuda... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | //本质上来说，几维的数组其实都是一维数组，不过是变变表现形式而已，二维数组加法没什么意思，
//就是一维数组加法，还是二维数组乘法有点意思
//这个方法，还不是高并发，高并发，应该是把求和那一块for也并发了。估计要用device，现在的并发度是4
#include<iostream>
#include<cuda.h>
using namespace std;
const int N=2;
__global__ void mul(int *a,int *b,int *c){//并发度为4的矩阵乘法
int row=blockIdx.x;
int col=threadIdx.x;
int temp_sum=0;
for(int i=... | //本质上来说，几维的数组其实都是一维数组，不过是变变表现形式而已，二维数组加法没什么意思，
//就是一维数组加法，还是二维数组乘法有点意思
//这个方法，还不是高并发，高并发，应该是把求和那一块for也并发了。估计要用device，现在的并发度是4
#include<iostream>
#include<hip/hip_runtime.h>
using namespace std;
const int N=2;
__global__ void mul(int *a,int *b,int *c){//并发度为4的矩阵乘法
int row=blockIdx.x;
int col=threadIdx.x;
int temp_sum=0;... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | //本质上来说，几维的数组其实都是一维数组，不过是变变表现形式而已，二维数组加法没什么意思，
//就是一维数组加法，还是二维数组乘法有点意思
//这个方法，还不是高并发，高并发，应该是把求和那一块for也并发了。估计要用device，现在的并发度是4
#include<iostream>
#include<hip/hip_runtime.h>
using namespace std;
const int N=2;
__global__ void mul(int *a,int *b,int *c){//并发度为4的矩阵乘法
int row=blockIdx.x;
int col=threadIdx.x;
int temp_sum=0;... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z3mulPiS_S_
.globl _Z3mulPiS_S_
.p2align 8
.type _Z3mulPiS_S_,@function
_Z3mulPiS_S_:
s_load_b32 s2, s[0:1], 0x24
s_mov_b32 s3, 0
s_waitcnt lgkmcnt(0)
s_and_b32 s8, s2, 0xffff
s_delay_alu instid0(SALU_CYCLE_1)
s_cmp_eq_... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | //本质上来说，几维的数组其实都是一维数组，不过是变变表现形式而已，二维数组加法没什么意思，
//就是一维数组加法，还是二维数组乘法有点意思
//这个方法，还不是高并发，高并发，应该是把求和那一块for也并发了。估计要用device，现在的并发度是4
#include<iostream>
#include<hip/hip_runtime.h>
using namespace std;
const int N=2;
__global__ void mul(int *a,int *b,int *c){//并发度为4的矩阵乘法
int row=blockIdx.x;
int col=threadIdx.x;
int temp_sum=0;... | .text
.file "2_dim_mul.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z18__device_stub__mulPiS_S_ # -- Begin function _Z18__device_stub__mulPiS_S_
.p2align 4, 0x90... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z5mul_8PiS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R9, SR_TID.X ; /* 0x0000000000097919 */
/* 0x000e2200000021... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z3mulPiS_S_
.globl _Z3mulPiS_S_
.p2align 8
.type _Z3mulPiS_S_,@function
_Z3mulPiS_S_:
s_load_b32 s2, s[0:1], 0x24
s_mov_b32 s3, 0
s_waitcnt lgkmcnt(0)
s_and_b32 s8, s2, 0xffff
s_delay_alu instid0(SALU_CYCLE_1)
s_cmp_eq_... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000c177c_00000000-6_2_dim_mul.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3672:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cuda... | .text
.file "2_dim_mul.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z18__device_stub__mulPiS_S_ # -- Begin function _Z18__device_stub__mulPiS_S_
.p2align 4, 0x90... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
* Copyright 2014 Netherlands eScience Center
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed ... | /*
* Copyright 2014 Netherlands eScience Center
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed ... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /*
* Copyright 2014 Netherlands eScience Center
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed ... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected spmv_gpukernel
.globl spmv_gpukernel
.p2align 8
.type spmv_gpukernel,@function
spmv_gpukernel:
s_load_b32 s2, s[0:1], 0x34
s_waitcnt lgkmcnt(0)
s_and_b32 s2, s2, 0xffff
s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void sumArraysOnGPU(float *A, float *B, float *C) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
C[idx] = A[idx] + B[idx];
} | code for sm_80
Function : _Z14sumArraysOnGPUPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e220000002500 */... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void sumArraysOnGPU(float *A, float *B, float *C) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
C[idx] = A[idx] + B[idx];
} | .file "tmpxft_0000e84a_00000000-6_sumArraysOnGPU.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void sumArraysOnGPU(float *A, float *B, float *C) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
C[idx] = A[idx] + B[idx];
} | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void sumArraysOnGPU(float *A, float *B, float *C) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
C[idx] = A[idx] + B[idx];
} |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void sumArraysOnGPU(float *A, float *B, float *C) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
C[idx] = A[idx] + B[idx];
} | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z14sumArraysOnGPUPfS_S_
.globl _Z14sumArraysOnGPUPfS_S_
.p2align 8
.type _Z14sumArraysOnGPUPfS_S_,@function
_Z14sumArraysOnGPUPfS_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x24
s_load_b128 s[4:7], s[0:1], 0x0
s_load_b64 s[0:1], s[0:1], 0x10
s_w... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void sumArraysOnGPU(float *A, float *B, float *C) {
int idx = blockIdx.x * blockDim.x + threadIdx.x;
C[idx] = A[idx] + B[idx];
} | .text
.file "sumArraysOnGPU.hip"
.globl _Z29__device_stub__sumArraysOnGPUPfS_S_ # -- Begin function _Z29__device_stub__sumArraysOnGPUPfS_S_
.p2align 4, 0x90
.type _Z29__device_stub__sumArraysOnGPUPfS_S_,@function
_Z29__device_stub__sumArraysOnGPUPfS_S_: # @_Z29__device_stub__sumArraysOnGPUPfS_S_
.cfi_startproc
# %bb.0:... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z14sumArraysOnGPUPfS_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */
/* 0x000e220000002500 */... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z14sumArraysOnGPUPfS_S_
.globl _Z14sumArraysOnGPUPfS_S_
.p2align 8
.type _Z14sumArraysOnGPUPfS_S_,@function
_Z14sumArraysOnGPUPfS_S_:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x24
s_load_b128 s[4:7], s[0:1], 0x0
s_load_b64 s[0:1], s[0:1], 0x10
s_w... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0000e84a_00000000-6_sumArraysOnGPU.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8... | .text
.file "sumArraysOnGPU.hip"
.globl _Z29__device_stub__sumArraysOnGPUPfS_S_ # -- Begin function _Z29__device_stub__sumArraysOnGPUPfS_S_
.p2align 4, 0x90
.type _Z29__device_stub__sumArraysOnGPUPfS_S_,@function
_Z29__device_stub__sumArraysOnGPUPfS_S_: # @_Z29__device_stub__sumArraysOnGPUPfS_S_
.cfi_startproc
# %bb.0:... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void initancestors_noresample(int *ancestor, int np) {
int ii = threadIdx.x + blockIdx.x * BLOCKSIZE;
while (ii < np) {
ancestor[ii] = ii; //note that the next time step is the same as K time steps back. it's ok to overwrite this since we've already copied out the relevant values as a_g... | code for sm_80
Function : _Z24initancestors_noresamplePii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void initancestors_noresample(int *ancestor, int np) {
int ii = threadIdx.x + blockIdx.x * BLOCKSIZE;
while (ii < np) {
ancestor[ii] = ii; //note that the next time step is the same as K time steps back. it's ok to overwrite this since we've already copied out the relevant values as a_g... | .file "tmpxft_000054cf_00000000-6_initancestors_noresample.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@P... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void initancestors_noresample(int *ancestor, int np) {
int ii = threadIdx.x + blockIdx.x * BLOCKSIZE;
while (ii < np) {
ancestor[ii] = ii; //note that the next time step is the same as K time steps back. it's ok to overwrite this since we've already copied out the relevant values as a_g... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void initancestors_noresample(int *ancestor, int np) {
int ii = threadIdx.x + blockIdx.x * BLOCKSIZE;
while (ii < np) {
ancestor[ii] = ii; //note that the next time step is the same as K time steps back. it's ok to overwrite this since we've already copied o... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void initancestors_noresample(int *ancestor, int np) {
int ii = threadIdx.x + blockIdx.x * BLOCKSIZE;
while (ii < np) {
ancestor[ii] = ii; //note that the next time step is the same as K time steps back. it's ok to overwrite this since we've already copied o... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z24initancestors_noresamplePii
.globl _Z24initancestors_noresamplePii
.p2align 8
.type _Z24initancestors_noresamplePii,@function
_Z24initancestors_noresamplePii:
s_load_b32 s2, s[0:1], 0x8
v_lshl_add_u32 v0, s15, 8, v0
s_mov_b32 s3, exec_lo
s_waitcn... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void initancestors_noresample(int *ancestor, int np) {
int ii = threadIdx.x + blockIdx.x * BLOCKSIZE;
while (ii < np) {
ancestor[ii] = ii; //note that the next time step is the same as K time steps back. it's ok to overwrite this since we've already copied o... | .text
.file "initancestors_noresample.hip"
.globl _Z39__device_stub__initancestors_noresamplePii # -- Begin function _Z39__device_stub__initancestors_noresamplePii
.p2align 4, 0x90
.type _Z39__device_stub__initancestors_noresamplePii,@function
_Z39__device_stub__initancestors_noresamplePii: # @_Z39__device_stub__initan... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z24initancestors_noresamplePii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */
... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z24initancestors_noresamplePii
.globl _Z24initancestors_noresamplePii
.p2align 8
.type _Z24initancestors_noresamplePii,@function
_Z24initancestors_noresamplePii:
s_load_b32 s2, s[0:1], 0x8
v_lshl_add_u32 v0, s15, 8, v0
s_mov_b32 s3, exec_lo
s_waitcn... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000054cf_00000000-6_initancestors_noresample.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@P... | .text
.file "initancestors_noresample.hip"
.globl _Z39__device_stub__initancestors_noresamplePii # -- Begin function _Z39__device_stub__initancestors_noresamplePii
.p2align 4, 0x90
.type _Z39__device_stub__initancestors_noresamplePii,@function
_Z39__device_stub__initancestors_noresamplePii: # @_Z39__device_stub__initan... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void convolution(int *I, int *M, int *O,int * w,int *mw){
int WIDTH = * w;
int MASK_WIDTH = *mw;
int i = threadIdx.x;
float op = 0;
int si = i-(MASK_WIDTH/2);
for(int j =0; j<MASK_WIDTH;... | code for sm_80
Function : _Z11convolutionPiS_S_S_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x180] ; /* 0x000060... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void convolution(int *I, int *M, int *O,int * w,int *mw){
int WIDTH = * w;
int MASK_WIDTH = *mw;
int i = threadIdx.x;
float op = 0;
int si = i-(MASK_WIDTH/2);
for(int j =0; j<MASK_WIDTH;... | .file "tmpxft_0003fb6f_00000000-6_convo.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "cuda_runtime.h"
#include "device_launch_parameters.h"
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void convolution(int *I, int *M, int *O,int * w,int *mw){
int WIDTH = * w;
int MASK_WIDTH = *mw;
int i = threadIdx.x;
float op = 0;
int si = i-(MASK_WIDTH/2);
for(int j =0; j<MASK_WIDTH;... | #include "hip/hip_runtime.h"
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void convolution(int *I, int *M, int *O,int * w,int *mw){
int WIDTH = * w;
int MASK_WIDTH = *mw;
int i = threadIdx.x;
float op = 0;
int si = i-(MASK_WIDTH/2);
for(int j =0; j<MASK_WIDTH;j++){
if(si+j >=0 && si+j < WIDTH){... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include "hip/hip_runtime.h"
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void convolution(int *I, int *M, int *O,int * w,int *mw){
int WIDTH = * w;
int MASK_WIDTH = *mw;
int i = threadIdx.x;
float op = 0;
int si = i-(MASK_WIDTH/2);
for(int j =0; j<MASK_WIDTH;j++){
if(si+j >=0 && si+j < WIDTH){... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11convolutionPiS_S_S_S_
.globl _Z11convolutionPiS_S_S_S_
.p2align 8
.type _Z11convolutionPiS_S_S_S_,@function
_Z11convolutionPiS_S_S_S_:
s_load_b64 s[2:3], s[0:1], 0x20
s_waitcnt lgkmcnt(0)
s_load_b32 s3, s[2:3], 0x0
s_waitcnt lgkmcnt(0)
s_cm... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include "hip/hip_runtime.h"
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
__global__ void convolution(int *I, int *M, int *O,int * w,int *mw){
int WIDTH = * w;
int MASK_WIDTH = *mw;
int i = threadIdx.x;
float op = 0;
int si = i-(MASK_WIDTH/2);
for(int j =0; j<MASK_WIDTH;j++){
if(si+j >=0 && si+j < WIDTH){... | .text
.file "convo.hip"
.globl _Z26__device_stub__convolutionPiS_S_S_S_ # -- Begin function _Z26__device_stub__convolutionPiS_S_S_S_
.p2align 4, 0x90
.type _Z26__device_stub__convolutionPiS_S_S_S_,@function
_Z26__device_stub__convolutionPiS_S_S_S_: # @_Z26__device_stub__convolutionPiS_S_S_S_
.cfi_startproc
# %bb.0:
sub... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z11convolutionPiS_S_S_S_
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x180] ; /* 0x000060... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z11convolutionPiS_S_S_S_
.globl _Z11convolutionPiS_S_S_S_
.p2align 8
.type _Z11convolutionPiS_S_S_S_,@function
_Z11convolutionPiS_S_S_S_:
s_load_b64 s[2:3], s[0:1], 0x20
s_waitcnt lgkmcnt(0)
s_load_b32 s3, s[2:3], 0x0
s_waitcnt lgkmcnt(0)
s_cm... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0003fb6f_00000000-6_convo.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2060:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.c... | .text
.file "convo.hip"
.globl _Z26__device_stub__convolutionPiS_S_S_S_ # -- Begin function _Z26__device_stub__convolutionPiS_S_S_S_
.p2align 4, 0x90
.type _Z26__device_stub__convolutionPiS_S_S_S_,@function
_Z26__device_stub__convolutionPiS_S_S_S_: # @_Z26__device_stub__convolutionPiS_S_S_S_
.cfi_startproc
# %bb.0:
sub... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | /*
Ye Wang
CPEG655
lab2 problem 1.b
*/
#include <stdio.h>
#include <assert.h>
#include <cuda_runtime.h>
#include <sys/time.h>
__global__ void
matrixMul_1b(int BLOCK_SIZE, float *C, float *A, float *B, int N);
void mm(float * C, float * A, float * B, int N);
float GetRand(int seed);
void randomInit(float *data, int size... | code for sm_80
Function : _Z12matrixMul_1biPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.Y ; /* 0x0000000000067919 */
/* 0x000e220000002600 */... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | /*
Ye Wang
CPEG655
lab2 problem 1.b
*/
#include <stdio.h>
#include <assert.h>
#include <cuda_runtime.h>
#include <sys/time.h>
__global__ void
matrixMul_1b(int BLOCK_SIZE, float *C, float *A, float *B, int N);
void mm(float * C, float * A, float * B, int N);
float GetRand(int seed);
void randomInit(float *data, int size... | .file "tmpxft_001562d6_00000000-6_1b.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2065:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cfi_... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | /*
Ye Wang
CPEG655
lab2 problem 1.b
*/
#include <stdio.h>
#include <assert.h>
#include <cuda_runtime.h>
#include <sys/time.h>
__global__ void
matrixMul_1b(int BLOCK_SIZE, float *C, float *A, float *B, int N);
void mm(float * C, float * A, float * B, int N);
float GetRand(int seed);
void randomInit(float *data, int size... | /*
Ye Wang
CPEG655
lab2 problem 1.b
*/
#include <stdio.h>
#include <assert.h>
#include <hip/hip_runtime.h>
#include <sys/time.h>
__global__ void
matrixMul_1b(int BLOCK_SIZE, float *C, float *A, float *B, int N);
void mm(float * C, float * A, float * B, int N);
float GetRand(int seed);
void randomInit(float *data, int s... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | /*
Ye Wang
CPEG655
lab2 problem 1.b
*/
#include <stdio.h>
#include <assert.h>
#include <hip/hip_runtime.h>
#include <sys/time.h>
__global__ void
matrixMul_1b(int BLOCK_SIZE, float *C, float *A, float *B, int N);
void mm(float * C, float * A, float * B, int N);
float GetRand(int seed);
void randomInit(float *data, int s... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12matrixMul_1biPfS_S_i
.globl _Z12matrixMul_1biPfS_S_i
.p2align 8
.type _Z12matrixMul_1biPfS_S_i,@function
_Z12matrixMul_1biPfS_S_i:
s_clause 0x1
s_load_b32 s3, s[0:1], 0x0
s_load_b32 s2, s[0:1], 0x20
v_and_b32_e32 v2, 0x3ff, v0
v_bfe_u32 v3... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | /*
Ye Wang
CPEG655
lab2 problem 1.b
*/
#include <stdio.h>
#include <assert.h>
#include <hip/hip_runtime.h>
#include <sys/time.h>
__global__ void
matrixMul_1b(int BLOCK_SIZE, float *C, float *A, float *B, int N);
void mm(float * C, float * A, float * B, int N);
float GetRand(int seed);
void randomInit(float *data, int s... | .text
.file "1b.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %r15
.cfi_def_cfa_offset 24
pushq %r14
.cfi_def_cfa_offset 32
pushq %r13
.cfi_def_cfa... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z12matrixMul_1biPfS_S_i
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R6, SR_CTAID.Y ; /* 0x0000000000067919 */
/* 0x000e220000002600 */... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z12matrixMul_1biPfS_S_i
.globl _Z12matrixMul_1biPfS_S_i
.p2align 8
.type _Z12matrixMul_1biPfS_S_i,@function
_Z12matrixMul_1biPfS_S_i:
s_clause 0x1
s_load_b32 s3, s[0:1], 0x0
s_load_b32 s2, s[0:1], 0x20
v_and_b32_e32 v2, 0x3ff, v0
v_bfe_u32 v3... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001562d6_00000000-6_1b.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2065:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq $8, %rsp
.cfi_... | .text
.file "1b.hip"
.globl main # -- Begin function main
.p2align 4, 0x90
.type main,@function
main: # @main
.cfi_startproc
# %bb.0:
pushq %rbp
.cfi_def_cfa_offset 16
pushq %r15
.cfi_def_cfa_offset 24
pushq %r14
.cfi_def_cfa_offset 32
pushq %r13
.cfi_def_cfa... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include <iostream>
#include <string>
#include <fstream>
#include <stdio.h>
using namespace std;
typedef uchar4 ImageType;
typedef double4 ClastersPos;
typedef double DistanceType;
__constant__ int QUANTITY;
__constant__ ClastersPos POSITIONS[32];
void setZero(ClastersPos * pos, int clastersNum) {
for (int i = 0; i < c... | code for sm_80
Function : _Z6kernelP6uchar4ii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R8, SR_CTAID.Y ; /* 0x0000000000087919 */
/* 0x000e280... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include <iostream>
#include <string>
#include <fstream>
#include <stdio.h>
using namespace std;
typedef uchar4 ImageType;
typedef double4 ClastersPos;
typedef double DistanceType;
__constant__ int QUANTITY;
__constant__ ClastersPos POSITIONS[32];
void setZero(ClastersPos * pos, int clastersNum) {
for (int i = 0; i < c... | .file "tmpxft_0016f4d3_00000000-6_main.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3807:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnreg... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include <iostream>
#include <string>
#include <fstream>
#include <stdio.h>
using namespace std;
typedef uchar4 ImageType;
typedef double4 ClastersPos;
typedef double DistanceType;
__constant__ int QUANTITY;
__constant__ ClastersPos POSITIONS[32];
void setZero(ClastersPos * pos, int clastersNum) {
for (int i = 0; i < c... | #include <hip/hip_runtime.h>
#include <iostream>
#include <string>
#include <fstream>
#include <stdio.h>
using namespace std;
typedef uchar4 ImageType;
typedef double4 ClastersPos;
typedef double DistanceType;
__constant__ int QUANTITY;
__constant__ ClastersPos POSITIONS[32];
void setZero(ClastersPos * pos, int claster... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include <iostream>
#include <string>
#include <fstream>
#include <stdio.h>
using namespace std;
typedef uchar4 ImageType;
typedef double4 ClastersPos;
typedef double DistanceType;
__constant__ int QUANTITY;
__constant__ ClastersPos POSITIONS[32];
void setZero(ClastersPos * pos, int claster... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z6kernelP15HIP_vector_typeIhLj4EEii
.globl _Z6kernelP15HIP_vector_typeIhLj4EEii
.p2align 8
.type _Z6kernelP15HIP_vector_typeIhLj4EEii,@function
_Z6kernelP15HIP_vector_typeIhLj4EEii:
s_clause 0x1
s_load_b32 s4, s[0:1], 0x1c
s_load_b32 s8, s[0:1], 0xc
v_bf... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include <iostream>
#include <string>
#include <fstream>
#include <stdio.h>
using namespace std;
typedef uchar4 ImageType;
typedef double4 ClastersPos;
typedef double DistanceType;
__constant__ int QUANTITY;
__constant__ ClastersPos POSITIONS[32];
void setZero(ClastersPos * pos, int claster... | .text
.file "main.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z7setZeroP15HIP_vector_typeIdLj4EEi # -- Begin function _Z7setZeroP15HIP_vector_typeIdLj4EEi
.p2align... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_0016f4d3_00000000-6_main.cudafe1.cpp"
.text
#APP
.globl _ZSt21ios_base_library_initv
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB3807:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnreg... | .text
.file "main.hip"
# Start of file scope inline assembly
.globl _ZSt21ios_base_library_initv
# End of file scope inline assembly
.globl _Z7setZeroP15HIP_vector_typeIdLj4EEi # -- Begin function _Z7setZeroP15HIP_vector_typeIdLj4EEi
.p2align... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void componentStepFive(unsigned int * Q,unsigned int length,unsigned int * sprimtemp,unsigned int s){
unsigned int tid=(blockDim.x*blockDim.y * gridDim.x*blockIdx.y) + (blockDim.x*blockDim.y*blockIdx.x)+(blockDim.x*threadIdx.y)+threadIdx.x;
if(tid <length) {
if(Q[tid]==s){
atomicExch(sp... | code for sm_80
Function : _Z17componentStepFivePjjS_j
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.Y ; /* 0x0000000000007919 */
/* 0x000e280000002600... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void componentStepFive(unsigned int * Q,unsigned int length,unsigned int * sprimtemp,unsigned int s){
unsigned int tid=(blockDim.x*blockDim.y * gridDim.x*blockIdx.y) + (blockDim.x*blockDim.y*blockIdx.x)+(blockDim.x*threadIdx.y)+threadIdx.x;
if(tid <length) {
if(Q[tid]==s){
atomicExch(sp... | .file "tmpxft_000f30c9_00000000-6_componentStepFive.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void componentStepFive(unsigned int * Q,unsigned int length,unsigned int * sprimtemp,unsigned int s){
unsigned int tid=(blockDim.x*blockDim.y * gridDim.x*blockIdx.y) + (blockDim.x*blockDim.y*blockIdx.x)+(blockDim.x*threadIdx.y)+threadIdx.x;
if(tid <length) {
if(Q[tid]==s){
atomicExch(sp... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void componentStepFive(unsigned int * Q,unsigned int length,unsigned int * sprimtemp,unsigned int s){
unsigned int tid=(blockDim.x*blockDim.y * gridDim.x*blockIdx.y) + (blockDim.x*blockDim.y*blockIdx.x)+(blockDim.x*threadIdx.y)+threadIdx.x;
if(tid <length) {... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void componentStepFive(unsigned int * Q,unsigned int length,unsigned int * sprimtemp,unsigned int s){
unsigned int tid=(blockDim.x*blockDim.y * gridDim.x*blockIdx.y) + (blockDim.x*blockDim.y*blockIdx.x)+(blockDim.x*threadIdx.y)+threadIdx.x;
if(tid <length) {... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z17componentStepFivePjjS_j
.globl _Z17componentStepFivePjjS_j
.p2align 8
.type _Z17componentStepFivePjjS_j,@function
_Z17componentStepFivePjjS_j:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x20
s_load_b32 s3, s[0:1], 0x2c
s_load_b32 s4, s[0:1], 0x8
v_b... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void componentStepFive(unsigned int * Q,unsigned int length,unsigned int * sprimtemp,unsigned int s){
unsigned int tid=(blockDim.x*blockDim.y * gridDim.x*blockIdx.y) + (blockDim.x*blockDim.y*blockIdx.x)+(blockDim.x*threadIdx.y)+threadIdx.x;
if(tid <length) {... | .text
.file "componentStepFive.hip"
.globl _Z32__device_stub__componentStepFivePjjS_j # -- Begin function _Z32__device_stub__componentStepFivePjjS_j
.p2align 4, 0x90
.type _Z32__device_stub__componentStepFivePjjS_j,@function
_Z32__device_stub__componentStepFivePjjS_j: # @_Z32__device_stub__componentStepFivePjjS_j
.cfi_... |
You are a helpful coding assistant specialized in converting from CUDA device assembly to AMD device assembly. | code for sm_80
Function : _Z17componentStepFivePjjS_j
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */
/* 0x000fe40000000f00 */
/*0010*/ S2R R0, SR_CTAID.Y ; /* 0x0000000000007919 */
/* 0x000e280000002600... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z17componentStepFivePjjS_j
.globl _Z17componentStepFivePjjS_j
.p2align 8
.type _Z17componentStepFivePjjS_j,@function
_Z17componentStepFivePjjS_j:
s_clause 0x2
s_load_b32 s2, s[0:1], 0x20
s_load_b32 s3, s[0:1], 0x2c
s_load_b32 s4, s[0:1], 0x8
v_b... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_000f30c9_00000000-6_componentStepFive.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
addq... | .text
.file "componentStepFive.hip"
.globl _Z32__device_stub__componentStepFivePjjS_j # -- Begin function _Z32__device_stub__componentStepFivePjjS_j
.p2align 4, 0x90
.type _Z32__device_stub__componentStepFivePjjS_j,@function
_Z32__device_stub__componentStepFivePjjS_j: # @_Z32__device_stub__componentStepFivePjjS_j
.cfi_... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA device assembly. | #include "includes.h"
__global__ void CudaPermuteCudnnToPV( float *dest, float *src, int outFeatures, int ny, int nx, int inFeatures, int manyScaleX, int manyScaleY) {
// parameter dimensions are in dest PV format
int srcNx = nx / manyScaleX;
int srcNy = ny / manyScaleY;
int srcInFeatures = inFeatures * manyScaleX * ma... | code for sm_80
Function : _Z20CudaPermuteCudnnToPVPfS_iiiiii
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM80 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM80)"
/*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */
/* 0x000fe400078e00ff */
/*0010*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 ... |
You are a helpful coding assistant specialized in converting CUDA source code to CUDA host assembly. | #include "includes.h"
__global__ void CudaPermuteCudnnToPV( float *dest, float *src, int outFeatures, int ny, int nx, int inFeatures, int manyScaleX, int manyScaleY) {
// parameter dimensions are in dest PV format
int srcNx = nx / manyScaleX;
int srcNy = ny / manyScaleY;
int srcInFeatures = inFeatures * manyScaleX * ma... | .file "tmpxft_001a7d42_00000000-6_CudaPermuteCudnnToPV.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
a... |
You are a helpful coding assistant specialized in converting CUDA source code to HIP/AMD source code. | #include "includes.h"
__global__ void CudaPermuteCudnnToPV( float *dest, float *src, int outFeatures, int ny, int nx, int inFeatures, int manyScaleX, int manyScaleY) {
// parameter dimensions are in dest PV format
int srcNx = nx / manyScaleX;
int srcNy = ny / manyScaleY;
int srcInFeatures = inFeatures * manyScaleX * ma... | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void CudaPermuteCudnnToPV( float *dest, float *src, int outFeatures, int ny, int nx, int inFeatures, int manyScaleX, int manyScaleY) {
// parameter dimensions are in dest PV format
int srcNx = nx / manyScaleX;
int srcNy = ny / manyScaleY;
int srcInFeatures =... |
You are a helpful coding assistant specialized in converting HIP source code to AMD device assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void CudaPermuteCudnnToPV( float *dest, float *src, int outFeatures, int ny, int nx, int inFeatures, int manyScaleX, int manyScaleY) {
// parameter dimensions are in dest PV format
int srcNx = nx / manyScaleX;
int srcNy = ny / manyScaleY;
int srcInFeatures =... | .text
.amdgcn_target "amdgcn-amd-amdhsa--gfx1100"
.protected _Z20CudaPermuteCudnnToPVPfS_iiiiii
.globl _Z20CudaPermuteCudnnToPVPfS_iiiiii
.p2align 8
.type _Z20CudaPermuteCudnnToPVPfS_iiiiii,@function
_Z20CudaPermuteCudnnToPVPfS_iiiiii:
s_clause 0x1
s_load_b32 s2, s[0:1], 0x34
s_load_b128 s[4:7], s[0:1], 0x10
s_wa... |
You are a helpful coding assistant specialized in converting HIP source code to AMD host assembly. | #include <hip/hip_runtime.h>
#include "includes.h"
__global__ void CudaPermuteCudnnToPV( float *dest, float *src, int outFeatures, int ny, int nx, int inFeatures, int manyScaleX, int manyScaleY) {
// parameter dimensions are in dest PV format
int srcNx = nx / manyScaleX;
int srcNy = ny / manyScaleY;
int srcInFeatures =... | .text
.file "CudaPermuteCudnnToPV.hip"
.globl _Z35__device_stub__CudaPermuteCudnnToPVPfS_iiiiii # -- Begin function _Z35__device_stub__CudaPermuteCudnnToPVPfS_iiiiii
.p2align 4, 0x90
.type _Z35__device_stub__CudaPermuteCudnnToPVPfS_iiiiii,@function
_Z35__device_stub__CudaPermuteCudnnToPVPfS_iiiiii: # @_Z35__device_stub... |
You are a helpful coding assistant specialized in converting from CUDA host assembly to AMD host assembly. | .file "tmpxft_001a7d42_00000000-6_CudaPermuteCudnnToPV.cudafe1.cpp"
.text
#APP
#NO_APP
.type _ZL26__cudaUnregisterBinaryUtilv, @function
_ZL26__cudaUnregisterBinaryUtilv:
.LFB2029:
.cfi_startproc
endbr64
subq $8, %rsp
.cfi_def_cfa_offset 16
movq _ZL20__cudaFatCubinHandle(%rip), %rdi
call __cudaUnregisterFatBinary@PLT
a... | .text
.file "CudaPermuteCudnnToPV.hip"
.globl _Z35__device_stub__CudaPermuteCudnnToPVPfS_iiiiii # -- Begin function _Z35__device_stub__CudaPermuteCudnnToPVPfS_iiiiii
.p2align 4, 0x90
.type _Z35__device_stub__CudaPermuteCudnnToPVPfS_iiiiii,@function
_Z35__device_stub__CudaPermuteCudnnToPVPfS_iiiiii: # @_Z35__device_stub... |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.